

Enterprise Systems
Architecture/390



Reference Summary

Enterprise Systems
Architecture/390



Reference Summary

Third Edition (November 1999)

This revision differs from the previous edition by containing minor corrections and also instructions, control blocks, and fields related to the new facilities marked by a bar under "Facility" in "Preface." Additions to the assembler also are included. Changes are indicated by a bar in the margin.

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Requests for copies of this and other IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Please direct any comments on the contents of this publication to

IBM Corporation
Department E57
2455 South Road
Poughkeepsie, NY
12601-5400
USA

IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation
1994, 1999. All rights reserved.

US Government Users Restricted Rights – Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

Preface

This publication is intended primarily for use by Enterprise Systems Architecture/390™ (ESA/390™) assembler-language application programmers. It contains basic machine information summarized from the *IBM ESA/390 Principles of Operation*, SA22-7201, about the S/390™ processors. It also contains frequently used information from *IBM ESA/390 Vector Operations*, SA22-7207, *IBM ESA/390 Data Compression*, SA22-7208, *IBM ESA/390 Common I/O-Device Commands and Self Description*, SA22-7204, *IBM System/370 Extended Architecture Interpretive Execution*, SA22-7095, and *IBM High Level Assembler/MVS & VM Language Reference*, SC26-4940. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

As a possible convenience to the reader, this publication carries forward most of the device information in the previous edition. This information has not been updated.

The following instructions may be uninstalled or not available on a particular model:

Facility	Instruction
Additional floating point	(All instructions marked with "a" in "Class & Notes" column)
Basic vector	(All instructions with mnemonics that start with "V" except as listed below)
Branch and set authority	BSA
Checksum	CKSM
Compare and move extended	CLCLE, MVCLE
Compression	CMPSC
Extended TOD clock	SCKPF, STCKE
Extended translation	CUTFU, CUUTF, TRE
Immediate and relative	AHI, BRAS, BRC, BRCT, BRXH, BRXLE, CHI, LHI, MHI, MS, MSR, TMH, TML
Load VIX	VLVXA
Move inverse	MVCIN
Multiply then add/subtract	VTAD, VTAE, VTSD, VTSE
Perform locked operation	PLO
Program call fast	PCF
Resume program	RP
Set address space control fast	SACF
Store system information	STSI
String	CLST, MVST, SRST
Square root	SQDR, SQER
Subspace group	BSG
Trap	TRAP2, TRAP4
Vector square root	VSQD, VSQDR, VSQE, VSQER

For information about System/370™ architecture, refer to *IBM System/370 Principles of Operation*, GA22-7000, and *IBM System/370 Reference Summary*, GX20-1850.

For information about System/370 extended architecture, refer to *IBM System/370 Extended Architecture Principles of Operation*, SA22-7085, and *IBM System/370 Extended Architecture Reference Summary*, GX20-0157.

For information about Enterprise Systems Architecture/370™ architecture, refer to *IBM Enterprise Systems Architecture/370 Principles of Operation*, SA22-7200, *IBM Enterprise Systems Architecture/370 and System/370 Vector Operations*, SA22-7125, and *IBM Enterprise Systems Architecture/370 Reference Summary*, GX20-0406.


Contents

Preface	iii
Machine Instruction Formats	2
Machine Instructions by Mnemonic	4
Machine Instructions by Operation Code	12
Condition Codes	14
Assembler Instructions	18
Extended-Mnemonic Instructions for Branch on Condition	19
Extended-Mnemonic Instructions for Branch Relative on Condition	19
CNOP Alignment	20
Summary of Constants	20
Fixed Storage Locations	20
External-Interrupt Codes	22
Program-Interrupt Codes	22
Exception-Extension Code	23
Translation-Exception Identification	23
Data-Exception Code (DXC)	23
Control Registers	24
Floating-Point-Control (FPC) Register	25
Program-Status Word (PSW)	26
Vector-Status Register	26
Operand of STORE CLOCK EXTENDED	26
Dynamic Address Translation	27
Dynamic-Address-Translation Format	27
Segment-Table Designation (STD)	27
Segment-Table Entry (STE)	27
Page-Table Entry (PTE)	27
ASN Translation	27
Address-Space Number (ASN)	27
ASN-First-Table Entry (when CR0 Bit 15 Is Zero)	27
ASN-First-Table Entry (when CR0 Bit 15 Is One)	28
ASN-Second-Table Entry (ASTE)	28
PC-Number Translation	29
Program-Call Number	29
Linkage-Table Entry (LTE)	29
Entry-Table Entry (ETE)	29
Access-Register Translation	30
Access-List-Entry Token (ALET)	30
Dispatchable-Unit-Control Table (DUCT)	30
Access-List Entry (ALE)	31
Linkage-Stack Entries	32
Entry Descriptor	32
Header Entry (Entry Type 0000001)	32
Trailer Entry (Entry Type 0000010)	32
Branch State Entry (Entry Type 0000100) and Program-Call State Entry (Entry Type 0000101)	33
Trapping	34
Trap Control Block	34
Trap Save Area	35
Trace-Entry Formats	36
31-Bit Branch	36
24-Bit Branch	36
Branch in Subspace Group (if ASN Tracing On)	36
Set Secondary ASN	36
Program Call	36
Program Transfer	36
Program Return	36
Trace	36
Machine-Check Interruption Code	37


External-Damage Code	37
Operation-Request Block (ORB)	38
Channel-Command Word (CCW)	38
Format-0 CCW	38
Format-1 CCW	38
Subchannel-Information Block (SCHIB)	39
Path-Management-Control Word (PMCW)	39
Interruption-Response Block (IRB)	39
Subchannel-Status Word (SCSW)	40
Extended-Status Word (ESW)	41
Information Stored in ESW	42
Extended-Control Word (ECW)	43
Measurement Block	43
Channel-Report Word (CRW)	43
Reporting Source	43
Error-Recovery Codes	44
I/O Command Codes	44
Standard Command-Code Assignments (CCW Bits 0-7)	44
Standard Meanings of Bits of First Sense Byte	44
Console Printer Channel Commands	44
Printer Channel Commands	44
Magnetic-Tape Channel Commands	46
DA5D Channel Commands	48
Code Assignments	50
Code Table	50
Control Character Representations	56
Additional ISO-8 Control Character Representations	57
Formatting Character Representations	57
Two-Character BSC Data Link Controls	57
Commonly Used Editing Pattern Characters	57
ANSI-Defined Printer Control Characters	57
Hexadecimal and Decimal Conversion	57
Powers of 2 and 16	59

NOTES


Machine Instruction Formats



Machine Instruction Formats (Cont'd)



Machine Instruction Formats (Cont'd)



- i_1, i_2, i_3, i_4 : Denotes association with first, second, third, or fourth operand
- B_1, B_2, B_4 : Base register designation field
- D_1, D_2, D_4 : Displacement Field
- GR_2 : Register designation field (general register)
- I_2 : Immediate operand field
- L_1, L_2 : Length field
- M_3, M_4 : Mask field
- QR_3 : Register designation field (equivalent to GR_3 if general register, or FR_3 if floating-point register)
- R_1, R_2, R_3 : Register designation field
- RS_2 : Register designation field (starting address of vector)
- RT_2 : Register designation field (stride of vector)
- VR_1, VR_2, VR_3 : Register designation field (vector register)
- X_2 : Index register designation field

Machine Instructions by Mnemonic

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
A	$R_1, D_2(X_2, B_2)$	Add	RX	5A	c
AD	$R_1, D_2(X_2, B_2)$	Add Normalized (LH)	RX	6A	c
ADB	$R_1, D_2(X_2, B_2)$	Add (LB)	RXE	ED1A	ac
ADBR	R_1, R_2	Add (LB)	RRE	B31A	ac
ADR	R_1, R_2	Add Normalized (LH)	RR	2A	c
AE	$R_1, D_2(X_2, B_2)$	Add Normalized (SH)	RX	7A	c
AEB	$R_1, D_2(X_2, B_2)$	Add (SB)	RXE	ED0A	ac
AEBR	R_1, R_2	Add (SB)	RRE	B30A	ac
AER	R_1, R_2	Add Normalized (SH)	RR	3A	c
AH	$R_1, D_2(X_2, B_2)$	Add Halfword	RX	4A	c
AHI	R_1, I_2	Add Halfword Immediate	RI	A7A	c
AL	$R_1, D_2(X_2, B_2)$	Add Logical	RX	5E	c
ALR	R_1, R_2	Add Logical	RR	1E	c
AP	$D_1(L_1, B_1), D_2(L_2, B_2)$	Add Decimal	SS	FA	c
AR	R_1, R_2	Add	RR	1A	c
AU	$R_1, D_2(X_2, B_2)$	Add Unnormalized (SH)	RX	7E	c
AUR	R_1, R_2	Add Unnormalized (SH)	RR	3E	c
AW	$R_1, D_2(X_2, B_2)$	Add Unnormalized (LH)	RX	6E	c
AWR	R_1, R_2	Add Unnormalized (LH)	RR	2E	c
AXBR	R_1, R_2	Add (EB)	RRE	B34A	ac
AXR	R_1, R_2	Add Normalized (EH)	RR	36	c
BAKR	R_1, R_2	Branch and Stack	RRE	B240	q
BAL	$R_1, D_2(X_2, B_2)$	Branch and Link	RX	45	
BALR	R_1, R_2	Branch and Link	RR	05	
BAS	$R_1, D_2(X_2, B_2)$	Branch and Save	RX	4D	
BASR	R_1, R_2	Branch and Save	RR	0D	
BASSM	R_1, R_2	Branch and Save and Set Mode	RR	0C	
BC	$M_1, D_2(X_2, B_2)$	Branch on Condition	RX	47	
BCR	M_1, R_2	Branch on Condition	RR	07	
BCT	$R_1, D_2(X_2, B_2)$	Branch on Count	RX	46	
BCTR	R_1, R_2	Branch on Count	RR	06	
BRAS	R_1, I_2	Branch Relative and Save	RI	A75	
BRC	M_1, I_2	Branch Relative on Condition	RI	A74	
BRCT	R_1, I_2	Branch Relative on Count	RI	A76	
BRXH	R_1, R_3, I_2	Branch Relative on Index High	RSI	84	
BRXLE	R_1, R_3, I_2	Branch Relative on Index Low or Equal	RSI	85	
BSA	R_1, R_2	Branch and Set Authority	RRE	B25A	q
BSG	R_1, R_2	Branch in Subspace Group	RRE	B258	
BSM	R_1, R_2	Branch and Set Mode	RR	0B	
BXH	$R_1, R_3, D_2(B_2)$	Branch on Index High	RS	86	
BXLE	$R_1, R_3, D_2(B_2)$	Branch on Index Low or Equal	RS	87	
C	$R_1, D_2(X_2, B_2)$	Compare	RX	59	c
CD	$R_1, D_2(X_2, B_2)$	Compare (LH)	RX	69	c
CDB	$R_1, D_2(X_2, B_2)$	Compare (LB)	RXE	ED19	ac
CDBR	R_1, R_2	Compare (LB)	RRE	B319	ac

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
CFDBR	R ₁ , R ₂	Convert from Fixed (32/LB)	RRE	B395	a
CFDR	R ₁ , R ₂	Convert from Fixed (32/LH)	RRE	B3B5	a
CDBR	R ₁ , R ₂	Compare (LH)	RR	29	c
CDS	R ₁ , R ₂ , D ₂ (B ₂)	Compare Double and Swap	RS	BB	c
CEB	R ₁ , D ₂ (X ₂ , B ₂)	Compare (SB)	RXE	ED09	ac
CE	R ₁ , D ₂ (X ₂ , B ₂)	Compare (SH)	RX	79	c
CEBR	R ₁ , R ₂	Compare (SB)	RRE	B309	ac
CEFBR	R ₁ , R ₂	Convert from Fixed (32/SB)	RRE	B394	a
CEFR	R ₁ , R ₂	Convert from Fixed (32/SH)	RRE	B3B4	a
CER	R ₁ , R ₂	Compare (SH)	RR	39	c
CFC	D ₂ (B ₂)	Compare and Form Codeword	S	B21A	ic
CFDBR	R ₁ , M ₃ , R ₂	Convert to Fixed (LB/32)	RRF	B399	ac
CFDR	R ₁ , M ₃ , R ₂	Convert to Fixed (LH/32)	RRF	B3B9	ac
CFEBR	R ₁ , M ₃ , R ₂	Convert to Fixed (SB/32)	RRF	B398	ac
CFER	R ₁ , M ₃ , R ₂	Convert to Fixed (SH/32)	RRF	B3B8	ac
CFXBR	R ₁ , M ₃ , R ₂	Convert to Fixed (EB/32)	RRF	B39A	ac
CFXR	R ₁ , M ₃ , R ₂	Convert to Fixed (EH/32)	RRF	B3BA	ac
CH	R ₁ , D ₂ (X ₂ , B ₂)	Compare Halfword	RX	49	c
CHI	R ₁ , I ₂	Compare Halfword Immediate	RI	A7E	c
CKSM	R ₁ , R ₂	Checksum	RRE	B241	c
CL	R ₁ , D ₂ (X ₂ , B ₂)	Compare Logical	RX	55	c
CLC	D ₁ (L, B ₁), D ₂ (B ₂)	Compare Logical	SS	D5	c
CLCL	R ₁ , R ₂	Compare Logical Long	RR	0F	ic
CLCLE	R ₁ , R ₃ , D ₂ (B ₂)	Compare Logical Long Extended	RS	A9	c
CLI	D ₁ (B ₁) ₂	Compare Logical	SI	95	c
CLM	R ₁ , M ₃ , D ₂ (B ₂)	Compare Logical Characters under Mask	RS	BD	c
CLR	R ₁ , R ₂	Compare Logical	RR	15	c
CLST	R ₁ , R ₂	Compare Logical String	RRE	B25D	c
CMPSPC	R ₁ , R ₂	Compression Call	RRE	B263	ic
CP	D ₁ (L ₁ , B ₁), D ₂ (L ₂ , B ₂)	Compare Decimal	SS	F9	c
CPYA	R ₁ , R ₂	Copy Access	RRE	B24D	
CR	R ₁ , R ₂	Compare	RR	19	c
CS	R ₁ , R ₃ , D ₂ (B ₂)	Compare and Swap	RS	BA	c
CSCH	R ₁ , R ₂	Clear Subchannel	S	B230	pc
CUSE	R ₁ , R ₂	Compare until Substring Equal	RRE	B257	ic
CUTFU	R ₁ , R ₂	Convert UTF-8 to Unicode	RRE	B2A7	c
CUUTF	R ₁ , R ₂	Convert Unicode to UTF-8	RRE	B2A6	c
CVB	R ₁ , D ₂ (X ₂ , B ₂)	Convert to Binary	RX	4F	
CVD	R ₁ , D ₂ (X ₂ , B ₂)	Convert to Decimal	RX	4E	
CXBR	R ₁ , R ₂	Compare (EB)	RRE	B349	ac
CXFBR	R ₁ , R ₂	Convert from Fixed (32/EB)	RRE	B396	a
CXFR	R ₁ , R ₂	Convert from Fixed (32/EH)	RRE	B3B6	a
CXR	R ₁ , R ₂	Compare (EH)	RRE	B369	ac
D	R ₁ , D ₂ (X ₂ , B ₂)	Divide	RX	5D	
DD	R ₁ , D ₂ (X ₂ , B ₂)	Divide (LH)	RX	6D	
DDB	R ₁ , D ₂ (X ₂ , B ₂)	Divide (LB)	RXE	ED1D	a
DDBR	R ₁ , R ₂	Divide (LB)	RRE	B31D	a
DDR	R ₁ , R ₂	Divide (LH)	RR	2D	
DE	R ₁ , D ₂ (X ₂ , B ₂)	Divide (SH)	RX	7D	
DEB	R ₁ , D ₂ (X ₂ , B ₂)	Divide (SB)	RXE	ED0D	a
DEBR	R ₁ , R ₂	Divide (SB)	RRE	B30D	a
DER	R ₁ , R ₂	Divide (SH)	RR	3D	
DIDBR	R ₁ , R ₃ , R ₂ , M ₄	Divide to Integer (LB)	RRF	B35B	ac
DIEBR	R ₁ , R ₃ , R ₂ , M ₄	Divide to Integer (SB)	RRF	B353	ac
DP	D ₁ (L ₁ , B ₁), D ₂ (L ₂ , B ₂)	Divide Decimal	SS	FD	
DR	R ₁ , R ₂	Divide	RR	1D	
DXBR	R ₁ , R ₂	Divide (EB)	RRE	B34D	a
DXR	R ₁ , R ₂	Divide (EH)	RRE	B22D	
EAR	R ₁ , R ₂	Extract Access	RRE	B24F	
ED	D ₁ (L, B ₁), D ₂ (B ₂)	Edit	SS	DE	c
EDMK	D ₁ (L, B ₁), D ₂ (B ₂)	Edit and Mark	SS	DF	c
EFPC	R ₁	Extract FPC	RRE	B38C	a
EPAR	R ₁	Extract Primary ASN	RRE	B226	q
EREG	R ₁ , R ₂	Extract Stacked Registers	RRE	B249	
ESAR	R ₁	Extract Secondary ASN	RRE	B227	q
ESTA	R ₁ , R ₂	Extract Stacked State	RRE	B24A	c
EX	R ₁ , D ₂ (X ₂ , B ₂)	Execute	RX	44	
FIDBR	R ₁ , M ₃ , R ₂	Load FP Integer (LB)	RRF	B35F	a
FIDR	R ₁ , R ₂	Load FP Integer (LH)	RRE	B37F	a
FIEBR	R ₁ , M ₃ , R ₂	Load FP Integer (SB)	RRF	B357	a
FIER	R ₁ , R ₂	Load FP Integer (SH)	RRE	B377	a
FIXBR	R ₁ , M ₃ , R ₂	Load FP Integer (EB)	RRF	B347	a
FIXR	R ₁ , R ₂	Load FP Integer (EH)	RRE	B367	a
HDR	R ₁ , R ₂	Halve (LH)	RR	24	
HER	R ₁ , R ₂	Halve (SH)	RR	34	
HSCH	R ₁	Halt Subchannel	S	B231	pc
IAC	R ₁	Insert Address Space Control	RRE	B224	qc
IC	R ₁ , D ₂ (X ₂ , B ₂)	Insert Character	RX	43	
ICM	R ₁ , M ₃ , D ₂ (B ₂)	Insert Characters under Mask	RS	BF	c
IPK	R ₁	Insert PSW Key	S	B20B	q
IPM	R ₁	Insert Program Mask	RRE	B222	
IPT	R ₁ , R ₂	Invalidate Page Table Entry	RRE	B221	p

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
ISKE	R ₁ ,R ₂	Insert Storage Key Extended	RRE	B229	p
IVSK	R ₁ ,R ₂	Insert Virtual Storage Key	RRE	B223	q
KDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (LB)	RXE	ED18	ac
KDBR	R ₁ ,R ₂	Compare and Signal (LB)	RRE	B318	ac
KEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (SB)	RXE	ED08	ac
KEBR	R ₁ ,R ₂	Compare and Signal (SB)	RRE	B308	ac
KXBR	R ₁ ,R ₂	Compare and Signal (EB)	RRE	B348	ac
L	R ₁ ,D ₂ (X ₂ ,B ₂)	Load	RX	58	
LA	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address	RX	41	
LAE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address Extended	RX	51	
LAM	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Access Multiple	RS	9A	
LASP	D ₁ ,(B ₁),D ₂ (B ₂)	Load Address Space Parameters	SSE	E500	pc
LCDBR	R ₁ ,R ₂	Load Complement (LB)	RRE	B313	ac
LCDR	R ₁ ,R ₂	Load Complement (LH)	RR	23	c
LCEBR	R ₁ ,R ₂	Load Complement (SB)	RRE	B303	ac
LCER	R ₁ ,R ₂	Load Complement (S)	RR	33	c
LGR	R ₁ ,R ₂	Load Complement	RR	13	c
LCTL	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Control	RS	B7	p
LCXBR	R ₁ ,R ₂	Load Complement (EB)	RRE	B343	ac
LCXR	R ₁ ,R ₂	Load Complement (EH)	RRE	B363	ac
LD	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (L)	RX	68	
LDE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (SH/LH)	RXE	ED24	a
LDEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (SB/LB)	RXE	ED04	a
LDEBR	R ₁ ,R ₂	Load Lengthened (SB/LB)	RRE	B304	a
LDER	R ₁ ,R ₂	Load Lengthened (SH/LH)	RRE	B324	a
LDR	R ₁ ,R ₂	Load (L)	RR	28	
LDXBR	R ₁ ,R ₂	Load Rounded (EB/LB)	RRE	B345	a
LDXR	R ₁ ,R ₂	Load Rounded (EH/LH)	RR	25	
LE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (S)	RX	78	
LEDBR	R ₁ ,R ₂	Load Rounded (LB/SB)	RRE	B344	a
LEDR	R ₁ ,R ₂	Load Rounded (LH/SH)	RR	35	
LER	R ₁ ,R ₂	Load (S)	RR	38	
LEXBR	R ₁ ,R ₂	Load Rounded (EB/SB)	RRE	B346	a
LEXR	R ₁ ,R ₂	Load Rounded (EH/SH)	RRE	B366	a
LFPC	D ₂ (B ₂)	Load FPC	S	B29D	a
LH	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Halfword	RX	48	
LHI	R ₁ ,I ₂	Load Halfword Immediate	RI	A78	
LM	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Multiple	RS	98	
LNDBR	R ₁ ,R ₂	Load Negative (LB)	RRE	B311	ac
LNDR	R ₁ ,R ₂	Load Negative (LH)	RR	21	c
LNEBR	R ₁ ,R ₂	Load Negative (SB)	RRE	B301	ac
LNER	R ₁ ,R ₂	Load Negative (SH)	RR	31	c
LNR	R ₁ ,R ₂	Load Negative	RR	11	c
LNXBR	R ₁ ,R ₂	Load Negative (EB)	RRE	B341	ac
LNXR	R ₁ ,R ₂	Load Negative (EH)	RRE	B361	ac
LPDBR	R ₁ ,R ₂	Load Positive (LB)	RRE	B310	ac
LPDR	R ₁ ,R ₂	Load Positive (LH)	RR	20	c
LPEDBR	R ₁ ,R ₂	Load Positive (SB)	RRE	B300	ac
LPER	R ₁ ,R ₂	Load Positive (SH)	RR	30	c
LPR	R ₁ ,R ₂	Load Positive	RR	10	c
LPSW	D ₂ (B ₂)	Load PSW	S	82	pn
LPXBR	R ₁ ,R ₂	Load Positive (EB)	RRE	B340	ac
LPXR	R ₁ ,R ₂	Load Positive (EH)	RRE	B360	ac
LR	R ₁ ,R ₂	Load	RR	18	
LRA	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Real Address	RX	B1	pc
LRDR	R ₁ ,R ₂	Load Rounded (EH/LH)	RR	25	
LRER	R ₁ ,R ₂	Load Rounded (LH/SH)	RR	35	
LTDBR	R ₁ ,R ₂	Load and Test (LB)	RRE	B312	ac
LTDR	R ₁ ,R ₂	Load and Test (LH)	RR	22	c
LTEBR	R ₁ ,R ₂	Load and Test (SB)	RRE	B302	ac
LTER	R ₁ ,R ₂	Load and Test (SH)	RR	32	c
LTR	R ₁ ,R ₂	Load and Test	RR	12	c
LTXBR	R ₁ ,R ₂	Load and Test (EB)	RRE	B342	ac
LTXR	R ₁ ,R ₂	Load and Test (EH)	RRE	B362	ac
LURA	R ₁ ,R ₂	Load Using Real Address	RRE	B24B	p
LXD	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (LH/EH)	RXE	ED25	a
LXDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (LB/EB)	RXE	ED05	a
LXDBR	R ₁ ,R ₂	Load Lengthened (LB/EB)	RRE	B305	a
LXDR	R ₁ ,R ₂	Load Lengthened (LH/EH)	RRE	B325	a
LXE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (SH/EH)	RXE	ED26	a
LXEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (SB/EB)	RXE	ED06	a
LXEBR	R ₁ ,R ₂	Load Lengthened (SB/EB)	RRE	B306	a
LXER	R ₁ ,R ₂	Load Lengthened (SH/EH)	RRE	B326	a
LXR	R ₁ ,R ₂	Load (E)	RRE	B365	a
LZDR	R ₁ ,R ₂	Load Zero (L)	RRE	B375	a
LZER	R ₁ ,R ₂	Load Zero (S)	RRE	B374	a
LZXR	R ₁ ,R ₂	Load Zero (E)	RRE	B376	a
M	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply	RX	5C	
MADB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (LB)	RXF	ED1E	a
MADBR	R ₁ ,R ₃ ,R ₂	Multiply and Add (LB)	RRF	B31E	a
MAEB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (SB)	RXF	ED0E	a
MAEBR	R ₁ ,R ₃ ,R ₂	Multiply and Add (SB)	RRF	B30E	a
MC	D ₁ (B ₁),I ₂	Monitor Call	SI	AF	
MD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LH)	RX	6C	
MDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LB)	RXE	ED1C	a
MDBR	R ₁ ,R ₂	Multiply (LB)	RRE	B31C	a
MDE	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (SH/LH)	RX	7C	

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
MDEB	$R_1, D_2(X_2, B_2)$	Multiply (SB/LB)	RXE	ED0C	a
MDEBR	R_1, R_2	Multiply (SB/LB)	RRE	B30C	a
MDER	R_1, R_2	Multiply (SH/LH)	RR	3C	
MDR	R_1, R_2	Multiply (LH)	RR	2C	
ME	$R_1, D_2(X_2, B_2)$	Multiply (SH/LH)	RX	7C	
MEE	$R_1, D_2(X_2, B_2)$	Multiply (SH)	RXE	ED37	a
MEEB	$R_1, D_2(X_2, B_2)$	Multiply (SB)	RXE	ED17	a
MEEBR	R_1, R_2	Multiply (SB)	RRE	B317	a
MEER	R_1, R_2	Multiply (SH)	RRE	B337	a
MER	R_1, R_2	Multiply (SH/LH)	RR	3C	
MH	$R_1, D_2(X_2, B_2)$	Multiply Halfword	RX	4C	
MHI	R_1, I_2	Multiply Halfword Immediate	RI	A7C	
MP	$D_1(L_1, B_1), D_2(L_2, B_2)$	Multiply Decimal	SS	FC	
MR	R_1, R_2	Multiply	RR	1C	
MS	$R_1, D_2(X_2, B_2)$	Multiply Single	RX	71	
MSDB	$R_1, R_3, D_2(X_2, B_2)$	Multiply and Subtract (LB)	RXF	ED1F	a
MSDBR	R_1, R_3, R_2	Multiply and Subtract (LB)	RRF	B31F	a
MSEB	$R_1, R_3, D_2(X_2, B_2)$	Multiply and Subtract (SB)	RXF	ED0F	a
MSEBR	R_1, R_3, R_2	Multiply and Subtract (SB)	RRF	B30F	a
MSR	R_1, R_2	Multiply Single	RRE	B252	
MSCH	$D_2(B_2)$	Modify Subchannel	S	B232	pc
MSTA	R_1	Modify Stacked State	RRE	B247	
MVC	$D_1(L, B_1), D_2(B_2)$	Move	SS	D2	
MVCDK	$D_1(B_1), D_2(B_2)$	Move with Destination key	SSE	E50F	q
MVCIN	$D_1(L, B_1), D_2(B_2)$	Move Inverse	SS	E8	
MVCK	$D_1(R_1, B_1), D_2(B_2), R_3$	Move with Key	SS	D9	qc
MVCL	R_1, R_2	Move Long	RR	0E	ic
MVCLE	$R_1, R_3, D_2(B_2)$	Move Long Extended	RS	A8	c
MVCP	$D_1(R_1, B_1), D_2(B_2), R_3$	Move to Primary	SS	DA	qc
MVCS	$D_1(R_1, B_1), D_2(B_2), R_3$	Move to Secondary	SS	DB	qc
MVCSK	$D_1(B_1), D_2(B_2)$	Move with Source Key	SSE	E50E	q
MVI	$D_1(B_1), I_2$	Move	SI	92	
MVN	$D_1(L, B_1), D_2(B_2)$	Move Numerics	SS	D1	
MVO	$D_1(L_1, B_1), D_2(L_2, B_2)$	Move with Offset	SS	F1	
MVPG	R_1, R_2	Move Page	RRE	B254	qc
MVST	R_1, R_2	Move String	RRE	B255	c
MVZ	$D_1(L, B_1), D_2(B_2)$	Move Zones	SS	D3	
MXBR	R_1, R_2	Multiply (EB)	RRE	B34C	a
MXD	$R_1, D_2(X_2, B_2)$	Multiply (LH/EH)	RX	67	
MXDB	$R_1, D_2(X_2, B_2)$	Multiply (LB/EB)	RXE	ED07	a
MXDBR	R_1, R_2	Multiply (LB/EB)	RRE	B307	a
MXDR	R_1, R_2	Multiply (LH/EH)	RR	27	
MXR	R_1, R_2	Multiply (EH)	RR	26	
N	$R_1, D_2(X_2, B_2)$	AND	RX	54	c
NC	$D_1(L, B_1), D_2(B_2)$	AND	SS	D4	c
NI	$D_1(B_1), I_2$	AND	SI	94	c
NR	R_1, R_2	AND	RR	14	c
O	$R_1, D_2(X_2, B_2)$	OR	RX	56	c
OC	$D_1(L, B_1), D_2(B_2)$	OR	SS	D6	c
OI	$D_1(B_1), I_2$	OR	SI	96	c
OR	R_1, R_2	OR	RR	16	c
PACK	$D_1(L_1, B_1), D_2(L_2, B_2)$	Pack	SS	F2	
PALB		Purge ALB	RRE	B248	p
PC	$D_2(B_2)$	Program Call	S	B218	q
PCF	$D_2(B_2)$	Program Call Fast	S	B218	q
PLO	$R_1, D_2(B_2), R_3, D_4(B_4)$	Perform Locked Operation	SS	EE	c
PR		Program Return	E	0101	u
PT	R_1, R_2	Program Transfer	RRE	B228	q
PTLB		Purge TLB	S	B20D	p
RCHP		Reset Channel Path	S	B23B	pc
RP	$D_2(B_2)$	Resume Program	S	B277	qn
RRBE	R_1, R_2	Reset Reference Bit	RRE	B22A	pc
RSCH		Resume Subchannel	S	B238	pc
S	$R_1, D_2(X_2, B_2)$	Subtract	RX	5B	c
SAC	$D_2(B_2)$	Set Address Space Control	S	B219	q
SACF	$D_2(B_2)$	Set Address Space Control Fast	S	B279	q
SAL		Set Address Limit	S	B237	p
SAR	R_1, R_2	Set Access	RRE	B24E	
SCHM		Set Channel Monitor	S	B23C	p
SCK	$D_2(B_2)$	Set Clock	S	B204	pc
SCKC	$D_2(B_2)$	Set Clock Comparator	S	B206	p
SCKPF		Set Clock Programmable Field	E	0107	p
SD	$R_1, D_2(X_2, B_2)$	Subtract Normalized (LH)	RX	6B	c
SDB	$R_1, D_2(X_2, B_2)$	Subtract (LB)	RXE	ED1B	ac
SDBR	R_1, R_2	Subtract (LB)	RRE	B31B	ac
SDR	R_1, R_2	Subtract Normalized (LH)	RR	2B	c
SE	$R_1, D_2(X_2, B_2)$	Subtract Normalized (SH)	RX	7B	c
SEB	$R_1, D_2(X_2, B_2)$	Subtract (SB)	RXE	ED0B	ac
SEBR	R_1, R_2	Subtract (SB)	RRE	B30B	ac
SER	R_1, R_2	Subtract Normalized (SH)	RR	3B	c
SFPC	R_1	Set FPC	RRE	B384	a
SH	$R_1, D_2(X_2, B_2)$	Subtract Halfword	RX	4B	c
SIE	$D_2(B_2)$	Start Interpretive Execution	S	B214	ip
SIGP	$R_1, R_3, D_2(B_2)$	Signal Processor	RS	AE	pc
SL	$R_1, D_2(X_2, B_2)$	Subtract Logical	RX	5F	c

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
SLA	R ₁ ,D ₂ (B ₂)	Shift Left Single	RS	8B	c
SLDA	R ₁ ,D ₂ (B ₂)	Shift Left Double	RS	8F	c
SLDL	R ₁ ,D ₂ (B ₂)	Shift Left Double Logical	RS	8D	
SLL	R ₁ ,D ₂ (B ₂)	Shift Left Single Logical	RS	89	
SLR	R ₁ ,R ₂	Subtract Logical	RR	1F	c
SP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Subtract Decimal	SS	FB	c
SPKA	D ₂ (B ₂)	Set PSW Key from Address	S	B20A	q
SPM	R ₁	Set Program Mask	RR	04	n
SPT	D ₂ (B ₂)	Set CPU Timer	S	B208	p
SPX	D ₂ (B ₂)	Set Prefix	S	B210	p
SQD	R ₁ ,D ₂ (X ₂ ,B ₂)	Square Root (LH)	RXE	ED35	a
SQDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Square Root (LB)	RXE	ED15	a
SQDBR	R ₁ ,R ₂	Square Root (LB)	RRE	B315	a
SQDR	R ₁ ,R ₂	Square Root (LH)	RRE	B244	
SQE	R ₁ ,D ₂ (X ₂ ,B ₂)	Square Root (SH)	RXE	ED34	a
SQEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Square Root (SB)	RXE	ED14	a
SQEBR	R ₁ ,R ₂	Square Root (SB)	RRE	B314	a
SQER	R ₁ ,R ₂	Square Root (SH)	RRE	B245	
SQXR	R ₁ ,R ₂	Square Root (EH)	RRE	B336	a
SQXBR	R ₁ ,R ₂	Square Root (EB)	RRE	B316	a
SR	R ₁ ,R ₂	Subtract	RR	1B	c
SRA	R ₁ ,D ₂ (B ₂)	Shift Right Single	RS	8A	c
SRDA	R ₁ ,D ₂ (B ₂)	Shift Right Double	RS	8E	c
SRDL	R ₁ ,D ₂ (B ₂)	Shift Right Double Logical	RS	8C	
SRL	R ₁ ,D ₂ (B ₂)	Shift Right Single Logical	RS	88	
SRNM	D ₂ (B ₂)	Set Rounding Mode	S	B299	a
SRP	D ₁ (L ₁ ,B ₁),D ₂ (B ₂),I ₃	Shift and Round Decimal	SS	F0	c
SRST	R ₁ ,R ₂	Search String	RRE	B25E	c
SSAR	R ₁	Set Secondary ASN	RRE	B225	
SSCH	D ₂ (B ₂)	Start Subchannel	S	B233	pc
SSKE	R ₁ ,R ₂	Set Storage Key Extended	RRE	B22B	p
SSM	D ₂ (B ₂)	Set System Mask	S	80	p
ST	R ₁ ,D ₂ (X ₂ ,B ₂)	Store	RX	50	
STAM	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Access Multiple	RS	9B	
STAP	D ₂ (B ₂)	Store CPU Address	S	B212	p
STC	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Character	RX	42	
STCK	D ₂ (B ₂)	Store Clock	S	B205	c
STCKC	D ₂ (B ₂)	Store Clock Comparator	S	B207	p
STCKE	D ₂ (B ₂)	Store Clock Extended	S	B278	c
STCM	R ₁ ,M ₃ ,D ₂ (B ₂)	Store Characters under Mask	RS	BE	
STCPS	D ₂ (B ₂)	Store Channel Path Status	S	B23A	p
STCRW	D ₂ (B ₂)	Store Channel Report Word	S	B239	pc
STCTL	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Control	RS	B6	p
STD	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (L)	RX	60	
STE	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (S)	RX	70	
STFP	D ₂ (B ₂)	Store FPC	S	B29C	a
STH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword	RX	40	
STIDP	D ₂ (B ₂)	Store CPU ID	S	B202	p
STM	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple	RS	90	
STNSM	D ₁ (B ₁),I ₂	Store Then AND System Mask	SI	AC	p
STOSM	D ₁ (B ₁),I ₂	Store Then OR System Mask	SI	AD	p
STPT	D ₂ (B ₂)	Store CPU Timer	S	B209	p
STPX	D ₂ (B ₂)	Store Prefix	S	B211	p
STSI	D ₂ (B ₂)	Store System Information	S	B27D	pc
STSCH	D ₂ (B ₂)	Store Subchannel	S	B234	pc
STURA	R ₁ ,R ₂	Store Using Real Address	RRE	B246	p
SU	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (SH)	RX	7F	c
SUR	R ₁ ,R ₂	Subtract Unnormalized (SH)	RR	3F	c
SVC	I	Supervisor Call	RR	0A	
SW	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (LH)	RX	6F	c
SWR	R ₁ ,R ₂	Subtract Unnormalized (LH)	RR	2F	c
SXBR	R ₁ ,D ₂	Subtract (EB)	RRE	B34B	ac
SXR	R ₁ ,D ₂	Subtract Normalized (EH)	RR	37	c
TAR	R ₁ ,R ₂	Test Access	RRE	B24C	c
TB	R ₁ ,R ₂	Test Block	RRE	B22C	ipc
TBDR	R ₁ ,M ₃ ,R ₂	Convert HFP to BFP (LH/LB)	RRF	B351	ac
TBEDR	R ₁ ,M ₃ ,R ₂	Convert HFP to BFP (LH/SB)	RRF	B350	ac
TCDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (LB)	RXE	ED11	ac
TCEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (SB)	RXE	ED10	ac
TCXB	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (EB)	RXE	ED12	ac
THDER	R ₁ ,R ₂	Convert BFP to HFP (SB/LH)	RRE	B358	ac
THDR	R ₁ ,R ₂	Convert BFP to HFP (LB/LH)	RRE	B359	ac
TM	D ₁ (B ₁),I ₂	Test under Mask	SI	91	c
TMH	R ₁ ,I ₂	Test under Mask High	RI	A70	c
TML	R ₁ ,I ₂	Test under Mask Low	RI	A71	c
TPI	D ₂ (B ₂)	Test Pending Interruption	S	B236	pc
TPROT	D ₁ (B ₁),D ₂ (B ₂)	Test Protection	SSE	E501	pc
TR	D ₁ (L,B ₁),D ₂ (B ₂)	Translate	SS	DC	
TRACE	R ₁ ,R ₃ ,D ₂ (B ₂)	Trace	RS	99	p
TRAP2		Trap	E	01FF	

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
TRAP4	D ₂ (B ₂)	Trap	S	B2FF	
TRE	R ₁ ,R ₂	Translate Extended	RRE	B2A5	c
TRT	D ₁ (L,B ₁),D ₂ (B ₂)	Translate and Test	SS	DD	c
TS	D ₂ (B ₂)	Test and Set	S	93	c
TSCH	D ₂ (B ₂)	Test Subchannel	S	B235	pc
UNPK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Unpack	SS	F3	
UPT		Update Tree	E	0102	ic
VA	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add	VST	A420	IM
VACD	VR ₁ ,RS ₂ (RT ₂)	Accumulate (LH)	VST	A417	IM
VACDR	VR ₁ ,VR ₂	Accumulate (LH)	VV	A517	IM
VACE	VR ₁ ,RS ₂ (RT ₂)	Accumulate (SH/LH)	VST	A407	IM
VACER	VR ₁ ,VR ₂	Accumulate (SH/LH)	VV	A507	IM
VACRS	D ₂ (B ₂)	Restore VAC	S	A6CB	NO p
VACSV	D ₂ (B ₂)	Save VAC	S	A6CA	NO p
VAD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add (LH)	VST	A410	IM
VADQ	VR ₁ ,FR ₃ ,VR ₂	Add (LH)	QV	A590	IM
VADR	VR ₁ ,VR ₃ ,VR ₂	Add (LH)	VV	A510	IM
VADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (LH)	QST	A490	IM
VAE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add (SH)	VST	A400	IM
VAEQ	VR ₁ ,FR ₃ ,VR ₂	Add (SH)	QV	A580	IM
VAER	VR ₁ ,VR ₃ ,VR ₂	Add (SH)	VV	A500	IM
VAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (SH)	QST	A480	IM
VAQ	VR ₁ ,GR ₃ ,VR ₂	Add	QV	A5A0	IM
VAR	VR ₁ ,VR ₃ ,VR ₂	Add	VV	A520	IM
VAS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Add	QST	A4A0	IM
VC	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare	VST	A428	IC
VCD	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (LH)	VST	A418	IC
VCDQ	M ₁ ,FR ₃ ,VR ₂	Compare (LH)	QV	A598	IC
VCDR	M ₁ ,VR ₃ ,VR ₂	Compare (LH)	VV	A518	IC
VCDSD	M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (LH)	QST	A498	IC
VCE	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (SH)	VST	A408	IC
VCEQ	M ₁ ,FR ₃ ,VR ₂	Compare (SH)	QV	A588	IC
V CER	M ₁ ,VR ₃ ,VR ₂	Compare (SH)	VV	A508	IC
V CES	M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (SH)	QST	A488	IC
VCOVM	GR ₁	Count Ones in VMR	RRE	A643	NC c
V CQ	M ₁ ,GR ₃ ,VR ₂	Compare	QV	A5A8	IC
V CR	M ₁ ,VR ₃ ,VR ₂	Compare	VV	A528	IC
V CS	M ₁ ,GR ₃ ,RS ₂ (RT ₂)	Compare	QST	A4A8	IC
V CVM		Complement VMR	RRE	A641	NC
V CZVM	GR ₁	Count Left Zeros in VMR	RRE	A642	NC c
V DD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Divide (LH)	VST	A413	IM
V DDQ	VR ₁ ,FR ₃ ,VR ₂	Divide (LH)	QV	A593	IM
V DDR	VR ₁ ,VR ₃ ,VR ₂	Divide (LH)	VV	A513	IM
V DDD	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Divide (LH)	QST	A493	IM
V DE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Divide (SH)	VST	A403	IM
V DEQ	VR ₁ ,FR ₃ ,VR ₂	Divide (SH)	QV	A583	IM
V DER	VR ₁ ,VR ₃ ,VR ₂	Divide (SH)	VV	A503	IM
V DES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Divide (SH)	QST	A483	IM
V L	VR ₁ ,RS ₂ (RT ₂)	Load	VST	A409	IC
V LBIX	VR ₁ ,GR ₃ ,D ₂ (B ₂)	Load Bit Index	RSE	E428	IG c
V LCDR	VR ₁ ,VR ₂	Load Complement (LH)	VV	A552	IM
V LCER	VR ₁ ,VR ₂	Load Complement (SH)	VV	A542	IM
V LCR	VR ₁ ,VR ₂	Load Complement	VV	A562	IM
V LCVM	RS ₂	Load VMR Complement	VS	A681	NC
V LD	VR ₁ ,RS ₂ (RT ₂)	Load (LH)	VST	A419	IC
V LDQ	VR ₁ ,FR ₂	Load (LH)	QV	A599	IC
V LDR	VR ₁ ,VR ₂	Load (LH)	VV	A519	IC
V LE	VR ₁ ,RS ₂ (RT ₂)	Load (SH)	VST	A409	IC
V LEL	VR ₁ ,GR ₃ ,GR ₂	Load Element	VR	A628	N1
V LEILD	VR ₁ ,FR ₃ ,GR ₂	Load Element (LH)	VR	A618	N1
V LEILD	VR ₁ ,FR ₃ ,GR ₂	Load Element (SH)	VR	A608	N1
V LEQ	VR ₁ ,FR ₂	Load (SH)	QV	A589	IC
V LER	VR ₁ ,FR ₂	Load (SH)	VV	A509	IC
V LH	VR ₁ ,RS ₂ (RT ₂)	Load Halfword	VST	A429	IC
V LI	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Load Indirect	RSE	E400	IC
V LID	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Load Indirect (LH)	RSE	E410	IC
V LIE	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Load Indirect (SH)	RSE	E400	IC
V LINT	VR ₁ ,RS ₂ (RT ₂)	Load Integer Vector	VST	A42A	IC
V LM	VR ₁ ,RS ₂ (RT ₂)	Load Matched	VST	A40A	IC
V LMD	VR ₁ ,RS ₂ (RT ₂)	Load Matched (LH)	VST	A41A	IC
V LMDQ	VR ₁ ,FR ₂	Load Matched (LH)	QV	A59A	IC
V LMDR	VR ₁ ,VR ₂	Load Matched (LH)	VV	A51A	IC
V LME	VR ₁ ,RS ₂ (RT ₂)	Load Matched (SH)	VST	A40A	IC
V LMEQ	VR ₁ ,FR ₂	Load Matched (SH)	QV	A58A	IC
V LMER	VR ₁ ,VR ₂	Load Matched (SH)	VV	A50A	IC
V LMQ	VR ₁ ,GR ₂	Load Matched	QV	A5AA	IC
V LMR	VR ₁ ,VR ₂	Load Matched	VV	A50A	IC
V LNDR	VR ₁ ,VR ₂	Load Negative (LH)	VV	A551	IM
V LNER	VR ₁ ,VR ₂	Load Negative (SH)	VV	A541	IM
V LNR	VR ₁ ,VR ₂	Load Negative	VV	A561	IM
V LPDR	VR ₁ ,VR ₂	Load Positive (LH)	VV	A550	IM
V LPER	VR ₁ ,VR ₂	Load Positive (SH)	VV	A540	IM
V LPR	VR ₁ ,VR ₂	Load Positive (SH)	VV	A560	IM
V LQ	VR ₁ ,GR ₂	Load	QV	A5A9	IC
V LR	VR ₁ ,VR ₂	Load	VV	A509	IC
V LVCA	D ₂ (B ₂)	Load VCT from Address	S	A6C4	NO c
V LVCU	GR ₁	Load VCT and Update	RRE	A645	NO c
V LVM	RS ₂	Load VMR	VS	A680	NO
V LVXA	D ₂ (B ₂)	Load VIX from Address	S	A6C7	NO c

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
VLY	VR ₁ ,RS ₂ (RT ₂)	Load Expanded	VST	A40B	IC
VLYD	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (LH)	VST	A41B	IC
VLYE	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (SH)	VST	A40B	IC
VLZDR	VR ₁	Load Zero (LH)	VV	A51B	IC
VLZER	VR ₁	Load Zero (SH)	VV	A50B	IC
VLZR	VR ₁	Load Zero	VV	A50B	IC
VM	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply	VST	A422	IM
VMAD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Add (LH)	VST	A414	IM
VMADQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (LH)	QV	A594	IM
VMADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (LH)	QST	A494	IM
VMAE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Add (SH/LH)	VST	A404	IM
VMAEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (SH/LH)	QV	A584	IM
VMAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (SH/LH)	QST	A484	IM
VMCD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Accumulate (LH)	VST	A416	IM
VMCDR	VR ₁ ,VR ₃ ,VR ₂	Multiply and Accumulate (LH)	VV	A516	IM
VMCE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Accumulate (SH/LH)	VST	A406	IM
VMCER	VR ₁ ,VR ₃ ,VR ₂	Multiply and Accumulate (SH/LH)	VV	A506	IM
VMD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply (LH)	VST	A412	IM
VMDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (LH)	QV	A592	IM
VMDR	VR ₁ ,VR ₃ ,VR ₂	Multiply (LH)	VV	A512	IM
VMDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (LH)	QST	A492	IM
VME	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply (SH/LH)	VST	A402	IM
VMEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (SH/LH)	QV	A582	IM
VMER	VR ₁ ,VR ₃ ,VR ₂	Multiply (SH/LH)	VV	A502	IM
VMES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (SH/LH)	QST	A482	IM
VMNSD	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (LH)	VR	A611	IM
VMNSE	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (SH)	VR	A601	IM
VMQ	VR ₁ ,GR ₃ ,VR ₂	Multiply	QV	A5A2	IM
VMR	VR ₁ ,VR ₃ ,VR ₂	Multiply	VV	A522	IM
VMRRS	D ₂ (B ₂)	Restore VMR	S	A6C3	NZ
VMRSV	D ₂ (B ₂)	Save VMR	S	A6C1	NZ
VMS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Multiply	QST	A4A2	IM
VMSD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (LH)	VST	A415	IM
VMSDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (LH)	QV	A595	IM
VMSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (LH)	QST	A495	IM
VMSE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (SH/LH)	VST	A405	IM
VMSEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (SH/LH)	QV	A585	IM
VMSES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (SH/LH)	QST	A485	IM
VMXAD	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (LH)	VR	A612	IM
VMXAE	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (SH)	VR	A602	IM
VMXSD	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (LH)	VR	A610	IM
VMXSE	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (SH)	VR	A600	IM
VN	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	AND	VST	A424	IM
VNQ	VR ₁ ,GR ₃ ,VR ₂	AND	QV	A5A4	IM
VNR	VR ₁ ,VR ₃ ,VR ₂	AND	VV	A524	IM
VNS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	AND	QST	A4A4	IM
VNVM	RS ₂	AND to VMR	VS	A684	NC
VO	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	OR	VST	A425	IM
VOQ	VR ₁ ,VR ₃ ,VR ₂	OR	QV	A5A5	IM
VOR	VR ₁ ,VR ₃ ,VR ₂	OR	VV	A525	IM
VOS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	OR	QST	A4A5	IM
VOVM	RS ₂	OR to VMR	VS	A685	NC
VRCL	D ₂ (B ₂)	Clear VR	S	A6C5	IZ xc
VRRS	GR ₁	Restore VR	RRE	A648	IZ xc
VRSV	GR ₁	Save VR	RRE	A64A	IZ c
VRSVC	GR ₁	Save Changed VR	RRE	A649	IZ pc
VS	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract	VST	A421	IM
VSD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (LH)	VST	A411	IM
VSDQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (LH)	QV	A591	IM
VSDR	VR ₁ ,VR ₃ ,VR ₂	Subtract (LH)	VV	A511	IM
VSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (LH)	QST	A491	IM
VSE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (SH)	VST	A401	IM
VSEQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (SH)	QV	A581	IM
VSER	VR ₁ ,VR ₃ ,VR ₂	Subtract (SH)	VV	A501	IM
VSES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (SH)	QST	A481	IM
VSLL	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Shift Left Single Logical	RSE	E425	IM
VSPSD	VR ₁ ,FR ₂	Sum Partial Sums (LH)	VR	A61A	IP
VSQ	VR ₁ ,GR ₃ ,VR ₂	Subtract	QV	A5A1	IM
VSQD	VR ₁ ,RS ₂ (RT ₂)	Square Root (LH)	VST	A453	IM
VSQDR	VR ₁ ,VR ₂	Square Root (SH)	VV	A553	IM
VSQE	VR ₁ ,RS ₂ (RT ₂)	Square Root (LH)	VST	A443	IM
VSQER	VR ₁ ,VR ₂	Square Root (SH)	VV	A543	IM
VSR	VR ₁ ,VR ₃ ,VR ₂	Subtract	VV	A521	IM
VSRL	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Shift Right Single Logical	RSE	E424	IZ x
VSRRS	D ₂ (B ₂)	Restore VSR	S	A6C2	IZ x
VSRSV	D ₂ (B ₂)	Save VSR	S	A6C0	NO x
VSS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Subtract	QST	A4A1	IM
VST	VR ₁ ,RS ₂ (RT ₂)	Store	VST	A40D	IC
VSTD	VR ₁ ,RS ₂ (RT ₂)	Store (LH)	VST	A41D	IC
VSTE	VR ₁ ,RS ₂ (RT ₂)	Store (SH)	VST	A40D	IC
VSTH	VR ₁ ,RS ₂ (RT ₂)	Store Halfword	VST	A42D	IC
VSTI	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Store Indirect	RSE	E401	IC
VSTID	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Store Indirect (LH)	RSE	E411	IC
VSTIE	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Store Indirect (SH)	RSE	E401	IC
VSTK	VR ₁ ,RS ₂ (RT ₂)	Store Compressed	VST	A40F	IC
VSTKD	VR ₁ ,RS ₂ (RT ₂)	Store Compressed (LH)	VST	A41F	IC
VSTKE	VR ₁ ,RS ₂ (RT ₂)	Store Compressed (SH)	VST	A40F	IC

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
VSTM	$VR_1, RS_2(RT_2)$	Store Matched	VST	A40E	IC
VSTMD	$VR_1, RS_2(RT_2)$	Store Matched (LH)	VST	A41E	IC
VSTME	$VR_1, RS_2(RT_2)$	Store Matched (SH)	VST	A40E	IC
VSTVM	RS_2	Store VMR	VS	A682	NC
VSTVP	$D_2(B_2)$	Store Vector Parameters	S	A6C8	NO
VSVMM	$D_2(B_2)$	Set Vector Mask Mode	S	A6C6	NO
VTAD	$VR_1, VR_3, RS_2(RT_2)$	Multiply then ADD (LH)	VST	A454	IM
VTAE	$VR_1, VR_3, RS_2(RT_2)$	Multiply then ADD (SH/LH)	VST	A444	IM
VTSD	$VR_1, VR_3, RS_2(RT_2)$	Multiply then Subtract (LH)	VST	A455	IM
VTSE	$VR_1, VR_3, RS_2(RT_2)$	Multiply then Subtract (SH/LH)	VST	A445	IM
VTVM		Test VMR	RRE	A640	NC c
VX	$VR_1, VR_3, RS_2(RT_2)$	Exclusive OR	VST	A426	IM
VXEL	VR_1, GR_3, GR_2	Extract Element	VR	A629	N1
VXELD	VR_1, FR_3, GR_2	Extract Element (LH)	VR	A619	N1
VXELE	VR_1, FR_3, GR_2	Extract Element (SH)	VR	A609	N1
VXQ	VR_1, GR_3, VR_2	Exclusive OR	QV	A5A6	IM
VXR	VR_1, VR_3, VR_2	Exclusive OR	VV	A526	IM
VXS	$VR_1, GR_3, RS_2(RT_2)$	Exclusive OR	QST	A4A6	IM
VXVC	GR_1	Extract VCT	RRE	A644	NO
VXVM	RS_1	Exclusive OR to VMR	VS	A686	NC
VXVMM	GR_1	Extract Vector Mask Mode	RRE	A646	NO
VZPSD	VR_1	Zero Partial Sums (LH)	VR	A61B	IP
X	$R_1, D_2(X_1, B_2)$	Exclusive OR	RX	57	c
XC	$D_1(L, B_1), D_2(B_2)$	Exclusive OR	SS	D7	c
XI	$D_1(B_1), I_2$	Exclusive OR	SI	97	c
XR	R_1, R_2	Exclusive OR	RR	17	c
ZAP	$D_1(L_1, B_1), D_2(L_2, B_2)$	Zero and Add	SS	F8	c
---	Model-dependent	Diagnose	--	83	pu

Floating-point operand lengths and types:	Notes:
(x)	Source and result
(x/y)	Source (x) and result (y)
E	Extended (binary or hex)
EB	Extended binary
EH	Extended hex
L	Long (binary or hex)
LB	Long binary
LH	Long hex
S	Short (binary or hex)
SB	Short binary
SH	Short hex
32	32-bit integer

Class	(for instructions subject to vector-control bit, CR 0 bit 14)
IC	Interruptible; (VCT – VIX) elements processed
IG	Interruptible; either (bit count in a general register) elements or (section-size – VIX) elements processed, whichever is fewer
IM	Interruptible; (VCT – VIX) elements processed, vector-mask mode
IP	Interruptible; (partial-sum-number – VIX) elements processed
IZ	Interruptible; (section-size) elements processed
NC	Not interruptible; (VCT) elements processed
NZ	Not interruptible; (section-size) elements processed
NO	Not interruptible; no elements processed (VSR/VAC housekeeping)
N1	Not interruptible; one element processed

Machine Instructions by Operation Code

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
0101	PR	6F	SW	A498	VCDS
0102	UPT	70	STE	A4A0	VAS
0107	SCKPF	71	MS	A4A1	VSS
01FF	TRAP2	78	LE	A4A2	VMS
04	SPM	79	CE	A4A4	VNS
05	BALR	7A	AE	A4A5	VOS
06	BCTR	7B	SE	A4A6	VXS
07	BCR	7C	MDE	A4A8	VCS
0A	SVC	7C	ME	A500	VAER
0B	BSM	7D	DE	A501	VSER
0C	BASSM	7E	AU	A502	VMER
0D	BASR	7F	SU	A503	VDER
0E	NVCL	80	SSM	A506	VMCER
0F	CLCL	82	LPSW	A507	VACER
10	LPR	83	Diagnose	A508	VCER
11	LNR	84	BRXH	A509	VLER
12	LTR	85	BRXLE	A509	VLR
13	LCR	86	BXH	A50A	VLMER
14	NR	87	BXLE	A50A	VLMR
15	CLR	88	SRL	A50B	VLZER
16	OR	89	SLL	A50B	VLZR
17	XR	8A	SRA	A510	VADR
18	LR	8B	SLA	A511	VSDR
19	CR	8C	SRDL	A512	VMDR
1A	AR	8D	SLDL	A513	VDDR
1B	SR	8E	SRDA	A516	VMCDR
1C	MR	8F	SLDA	A517	VACDR
1D	DR	90	STM	A518	VCDR
1E	ALR	91	TM	A519	VLDR
1F	SLR	92	MVI	A51A	VLNDR
20	LPDR	93	TS	A51B	VLZDR
21	LNDR	94	NI	A520	VAR
22	LTDR	95	CLI	A521	VSR
23	LCDR	96	OI	A522	VMR
24	HDR	97	XI	A524	VNR
25	LDXR	98	LM	A525	VOR
25	LRDR	99	TRACE	A526	VXR
26	MXR	9A	LAM	A528	VCR
27	MXDR	9B	STAM	A540	VLPER
28	LDR	A400	VAE	A541	VLNER
29	CDR	A401	VSE	A542	VLGER
2A	ADR	A402	VME	A543	VSQER
2B	SDR	A403	VDE	A550	VLPDR
2C	MDR	A404	VMAE	A551	VLNDR
2D	DDR	A405	VMSE	A552	VLCDR
2E	AWR	A406	VMCE	A553	VSDDR
2F	SWR	A407	VACE	A560	VLPDR
30	LPER	A408	VCE	A561	VLNR
31	LNER	A409	VL	A562	VLCR
32	LTER	A409	VLE	A580	VAFO
33	LCER	A40A	VLM	A581	VSEQ
34	HER	A40A	VLME	A582	VMEQ
35	LEDR	A40B	VLY	A583	VDEQ
35	LRER	A40B	VLYE	A584	VMAEQ
36	AXR	A40D	VST	A585	VMSEQ
37	SXR	A40D	VSTE	A588	VCEQ
38	LER	A40E	VSTM	A589	VLEQ
39	CER	A40E	VSTME	A58A	VLMEQ
3A	AER	A40F	VSTK	A590	VADQ
3B	SER	A40F	VSTKE	A591	VSDQ
3C	MDER	A410	VAD	A592	VMDQ
3C	MER	A411	VSD	A593	VDDQ
3D	DER	A412	VMD		
3E	AUR	A413	VDD		
3F	SUR	A414	VMAD		
40	STH	A415	VMSD		
41	LA	A416	VMCD		
42	STC	A417	VACD		
43	IC	A418	VCD		
44	EX	A419	VLD		
45	BAL	A41A	VLMD		
46	BCT	A41B	VLVD		
47	BC	A41D	VSTD		
48	LH	A41E	VSTMD		
49	CH	A41F	VSTKD		
4A	AH	A420	VA		
4B	SH	A421	VS		
4C	MH	A422	VM		
4D	BAS	A424	VN		
4E	CVD	A425	VO		
4F	CVB	A426	VX		
50	ST	A428	VC		
51	LAE	A429	VLH		
54	N	A42A	VLINT		
55	CL	A42D	VSTH		
56	O	A443	VSQE		
57	X	A444	VTAE		
58	L	A445	VTSE		
59	C	A453	VSQD		
5A	A	A454	VTAD		
5B	S	A455	VTSD		
5C	M	A480	VAES		
5D	D	A481	VSES		
5E	AL	A482	VMES		
5F	SL	A483	VDES		
60	STD	A484	VMAES		
67	MXD	A485	VMSES		
68	LD	A488	VCES		
69	CD	A490	VADS		
6A	AD	A491	VSDS		
6B	SD	A492	VMDS		
6C	MD	A493	VDDS		
6D	DD	A494	VMADS		
6E	AW	A495	VMSDS		

Machine Instructions by Operation Code (Cont'd)

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
A594	VMADQ	B237	SAL	B375	LZDR
A595	VMSDQ	B238	RSCH	B376	LZXR
A598	VCDQ	B239	STCRW	B377	FIER
A599	VLDQ	B23A	STCPS	B37F	FIDR
A59A	VLMDQ	B23B	RCHP	B384	SFPC
A5A0	VAQ	B23C	SCHM	B38C	EFPC
A5A1	VSQ	B240	BAKR	B394	CEFBR
A5A2	VMQ	B241	CKSM	B395	CDFBR
A5A4	VNQ	B244	SQDR	B396	CXFBR
A5A5	VOQ	B245	SQER	B398	CFEBR
A5A6	VXQ	B246	STURA	B399	CFDBR
A5A8	VCQ	B247	MSTA	B39A	CFXBR
A5A9	VLQ	B248	PALB	B3B4	CEFR
A5AA	VLMO	B249	EREG	B3B5	CDFR
A600	VMXSE	B24A	ESTA	B3B6	CXFR
A601	VMNSE	B24B	LURA	B3B8	CFER
A602	VMXAE	B24C	TAR	B3B9	CFDR
A608	VLELE	B24D	CPYA	B3BA	CFXR
A609	VXELE	B24E	SAR	B6	STCTL
A610	VMXSD	B24F	EAR	B7	LCTL
A611	VMNSD	B252	MSR	BA	CS
A612	VMXAD	B254	MVPG	BB	CDS
A618	VLELD	B255	MVST	BD	CLM
A619	VXELD	B257	CUSE	BE	STCM
A61A	VSPSD	B258	BSG	BF	ICM
A61B	VZPSD	B25A	BSA	D1	MVN
A628	VLEL	B25D	CLST	D2	MVC
A629	VXEL	B25E	SRST	D3	MVZ
A640	VTVM	B263	CMPSC	D4	NC
A641	VCVM	B277	RP	D5	CLC
A642	VCZVM	B278	STCKE	D6	OC
A643	VCOVM	B279	SCF	D7	XC
A644	VXVC	B27D	STSI	D9	MVCK
A645	VLVCU	B299	SRNM	DA	MVCP
A646	VXVMM	B29C	STFPC	DB	MVCS
A648	VRRS	B29D	LFPC	DC	TR
A649	VRSVC	B2A5	TRE	DD	TRT
A64A	VRSV	B2A6	CUUTF	DE	DE
A680	VLMV	B2A7	CUTFU	DF	EDMK
A681	VLCVM	B2A6	CUUTF	E400	VLI
A682	VSTVM	B2FF	TRAP4	E400	VLIE
A684	VNVVM	B300	LPEBR	E401	VSTI
A685	VOVM	B301	LNEBR	E401	VSTIE
A686	VXVM	B302	LTEBR	E410	VLD
A6C0	VRSV	B303	LCEBR	E411	VSTID
A6C1	VMRSV	B304	LDEBR	E424	VSRL
A6C2	VRRRS	B305	LXDBR	E425	VSLL
A6C3	VMRRS	B306	LXEBR	E428	VLBIX
A6C4	VLVCA	B307	MXDBR	E500	LASP
A6C5	VRLC	B308	KEBR	E501	TPROT
A6C6	VSVMM	B309	CEBR	E50E	MVCSK
A6C7	VLVXA	B30A	AEBR	E50F	MVCDK
A6C8	VSTVP	B30B	SEBR	E8	MVCIN
A6CA	VACSV	B30C	MDEBR	ED04	LDEB
A6CB	VACRS	B30D	DEBR	ED05	XDOB
A70	TMH	B30E	MAEBR	ED06	LXEB
A71	TML	B30F	MSEBR	ED07	MXDB
A74	BRC	B310	LPDBR	ED08	KEB
A75	BRAS	B311	LNDBR	ED09	CEB
A76	BRCT	B312	LTDBR	ED0A	AEB
A78	LHI	B313	LQDBR	ED0B	SEB
A7A	AHI	B314	SOEBR	ED0C	MDEB
A7C	MHI	B315	SQDBR	ED0D	DEB
A7E	CHI	B316	SOXBR	ED0E	MAEB
A8	MVCLE	B317	MIEBR	ED0F	MSEB
A9	CLCLE	B318	KDBR	ED10	TCEB
AC	STNSM	B319	CDBR	ED11	TCDB
AD	STOSM	B31A	ADBR	ED12	TCXB
AE	SIGP	B31B	SDBR	ED14	SOEB
AF	MC	B31C	MDBR	ED15	SQDB
B1	LRA	B31D	DDBR	ED17	MIEB
B202	STIDP	B31E	MADB	ED18	KDB
B204	SCK	B31F	MSDBR	ED19	CDB
B205	STCK	B324	LDER	ED1A	ADB
B206	SCKC	B325	LXDR	ED1B	SDB
B207	STCKC	B326	LXER	ED1C	MDB
B208	SPT	B336	SQXR	ED1D	DDB
B209	STPT	B337	MEER	ED1E	MAEB
B20A	SPKA	B340	LPXBR	ED1F	MSDB
B20B	IPK	B341	LNXBR	ED24	LDE
B20D	PTLB	B342	LTXBR	ED25	LXD
B210	SPX	B343	LCXBR	ED26	LXE
B211	STPX	B344	LEDBR	ED34	SOE
B212	STAP	B345	LDXBR	ED35	SOD
B214	SIE	B346	LEXBR	ED37	MEE
B218	PC	B347	FIXBR	EE	PLO
B218	PCF	B348	KXBR	F0	SRP
B219	SAC	B349	CXBR	F1	MVO
B21A	OFC	B34A	AXBR	F2	PACK
B221	IPTE	B34B	SXBR	F3	UNPK
B222	IPM	B34C	MXBR	F8	ZAP
B223	IVSK	B34D	DXBR	F9	CP
B224	IAC	B350	TBEDR	FA	AP
B225	SSAR	B351	TBDR	FB	SP
B226	EPAR	B353	DIEBR	FC	MP
B227	ESAR	B357	FIEBR	FD	DP
B228	PT	B358	THDER		
B229	ISKE	B359	THDR		
B22A	RRBE	B35B	DIDBR		
B22B	SSKE	B35F	FIDBR		
B22C	TB	B360	LPXR		
B22D	DXR	B361	LNXR		
B230	CSCH	B362	LTXR		
B231	HSCH	B363	LCXR		
B232	MSCH	B365	LXR		
B233	SSCH	B366	LEXR		
B234	STSCH	B367	FIXR		
B235	TSCH	B369	CXR		
B236	TPI	B374	LZER		

Machine Instructions by Operation Code (Cont'd)

Condition Codes

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions				
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Halfword Immediate	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
AND	Zero	Not zero	----	----
Checksum	Checksum complete	----	----	CPU-determined completion
Compare	Equal	First op low	First op high	----
Compare and Form Codeword	Equal	First op low and ctl = 0, or first op high and ctl = 1	First op high and ctl = 0, or first op low and ctl = 1	----
Compare and Swap	Equal	Not equal	----	----
Compare Double and Swap	Equal	Not equal	----	----
Compare Halfword	Equal	First op low	First op high	----
Compare Halfword Immediate	Equal	First op low	First op high	----
Compare Logical	Equal	First op low	First op high	----
Compare Logical Mask	Equal, or Mask is zero	First op low	First op high	----
Compare Logical Long	Equal	First op low	First op high	----
Compare Logical Long Extended	Equal	First op low	First op high	CPU-determined completion
Compare Logical String	Equal	First op low	First op high	CPU-determined completion
Compare until Substring Equal	Equal substring	Last bytes equal	Last bytes unequal	CPU-determined completion
Compression Call	Second op end	First op end, not second op end	----	CPU-determined completion
Convert Unicode to UTF-8	Data processed	First op full	----	CPU-determined completion
Convert UTF-8 to Unicode	Data processed	First op full	----	CPU-determined completion
Exclusive OR	Zero	Not zero	----	----
Insert Characters under Mask	All zero, or mask is zero	Leftmost bit = 1	Not zero, but with leftmost bit = 0	----
Load and Test	Zero	< Zero	> Zero	----
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero	----	----
Load Positive	Zero	----	> Zero	Overflow
Move Long	Operand lengths equal	First op shorter	First op longer	Overflow
Move Long Extended	Operand lengths equal	First op shorter	First op longer	CPU-determined completion
Move Page	Data moved	First op invalid, both valid in ES, locked, or ES error	Second op invalid	----
Move String	----	Second op moved	----	CPU-determined completion
OR	Zero	Not zero	----	----
Perform Locked Operation (test bit zero)	Equal	First op not equal	First op equal, third op not equal	----
Perform Locked Operation (test bit one)	Code valid	----	----	Code invalid

Condition Codes (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Search String	----	Character found	Character not found	CPU-determined completion
Set Program Mask	See Note	See Note	See Note	See Note
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	----
Shift Right Single	Zero	< Zero	> Zero	----
Store Clock	Set state	Not-set state	Error state	Stopped state or not oper
Store Clock	Set state	Not-set state	Error state	Stopped state or not oper
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical	----	Not zero, no carry	Zero, carry	Not zero, carry
Test and Set	Leftmost bit zero	Leftmost bit one	----	----
Test under Mask	All zeros, or mask is zero	Mixed 0's and 1's	---	All ones
Test under Mask High	All zeros or mask is zero	Mixed 0's and 1's and leftmost bit zero	Mixed 0's and 1's and leftmost bit one	All ones
Test under Mask High	All zeros or mask is zero	Mixed 0's and 1's and leftmost bit zero	Mixed 0's and 1's and leftmost bit one	All ones
Translate and Test	All zeros	Not zero, scan incomplete	Not zero, scan complete	----
Translate Extended	Data processed	First op byte equal test byte	----	CPU-determined completion
Update Tree	Compare equal at current node on path	Path complete, no nodes compared equal	----	Path not complete and compared register negative
Decimal Instructions				
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	----
Edit	Zero	< Zero	> Zero	----
Edit and Mark	Zero	< Zero	> Zero	----
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow
Subtract Decimal	Zero	< Zero	> Zero	Overflow
Zero and Add	Zero	< Zero	> Zero	Overflow
Floating-Point Instructions				
Add	Zero	< Zero	> Zero	NaN
Add Normalized	Zero	< Zero	> Zero	----
Add Unnormalized	Zero	< Zero	> Zero	----
Compare (BFP)	Equal	First op low	First op high	Unordered
Compare (HFP)	Equal	First op low	First op high	----
Compare and Signal	Equal	First op low	First op high	Unordered
Convert BFP to HFP	Zero	< Zero	> Zero	Special case
Convert HFP to BFP	Zero	< Zero	> Zero	Special case
Convert to Fixed	Zero	< Zero	> Zero	Special case
Divide to Integer	Remainder complete, quotient normal	Remainder complete, quotient overflow or NaN	Remainder incomplete, quotient normal	Remainder incomplete, quotient overflow or NaN
Load and Test (BFP)	Zero	< Zero	> Zero	NaN
Load and Test (HFP)	Zero	< Zero	> Zero	----
Load Complement (BFP)	Zero	< Zero	> Zero	NaN
Load Complement (HFP)	Zero	< Zero	> Zero	----
Load Negative (BFP)	Zero	< Zero	----	NaN
Load Negative (HFP)	Zero	< Zero	----	----
Load Positive (BFP)	Zero	----	> Zero	NaN

Condition Codes (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Load Positive (HFP)	Zero	----	> Zero	----
Subtract	Zero	< Zero	> Zero	NaN
Subtract Normalized	Zero	< Zero	> Zero	----
Subtract Unnormalized	Zero	< Zero	> Zero	----
Test Data Class	Zero (no match)	One (match)	----	----
Vector Instructions				
Count Left Zeros in VMR	Active bits all zeros	Active bits 0's and 1's	----	Active bits all ones
Count Ones in VMR	Active bits all zeros	Active bits 0's and 1's	----	Active bits all ones
Load Bit Index	VCT = 0, bit count = 0	VCT = 0, bit count < 0	VCT = section size, bit count > 0	VCT > 0, bit count ≤ 0
Load VCT and Update	VCT = 0, result = 0	VCT = 0, result < 0	VCT = section size, result > 0	VCT > 0, result = 0
Load VCT from Address	VCT = 0, addr = 0	VCT = 0, addr < 0	VCT = section size, addr > section size	VCT > 0, addr > 0, addr ≤ section size
Load VIX from Address	VIX = 0 and eff addr = 0	VIX = 0 and eff addr < 0	VIX > 0 and < VCT	VIX > 0 and ≥ VCT
Restore VR	VR pair 14 examined and not restores	VR pair Other than 14 examined and not restored	VR pair 14 restored	VR pair other than 14 restored
Save Changed VR	VR pair 14 examined and not saved	VR pair other than 14 examined and not saved	VR pair 14 saved	VR pair other than 14 saved
Save VR	VR pair 14 examined and not saved	VR pair other than 14 examined and not saved	VR pair 14 saved	VR pair other than 14 saved
Test VMR	Active bits all zeros	Active bits 0's and 1's	----	Active bits all ones
Control Instructions				
Diagnose Extract Stacked State	See Note	See Note	See Note	See Note
Insert Address Space Control	Primary-space mode	Secondary-space mode	Access-register mode	Home-space mode
Load Address Space Parameters	Parameters loaded	Primary not available	Secondary not authorized or not available	Space-switch event
Load PSW	See Note	See Note	See Note	See Note
Load Real Address	Translation available	Segment-table entry invalid	Page-table entry invalid	Table length exceeded or ART exception
Move to Primary	Length ≤ 256	----	----	Length > 256
Move to Secondary	Length ≤ 256	----	----	Length > 256
Move with Key	Length ≤ 256	----	----	Length > 256
Program Return	See Note	See Note	See Note	See Note
Reset Reference Bit	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1
Extended Set Clock	Set	Secure	----	Not oper
Signal Processor	Accepted	Status stored	Busy	Not oper
Store System Information	Info provided	----	----	Info not available

Condition Codes (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Test Access	ALET = 0	ALET uses DUALD	ALET uses PSALD	ALET = 1 or causes ART exception
Test Block Test Protection	Usable Fetch and store allowed	Unusable Fetch allowed; no store allowed	---- No fetch or store allowed	---- Translation not available
Input/Output Instructions				
Clear Subchannel	Function started	----	----	Not oper
Halt Subchannel	Function started	Nonintermediate status pending	Busy	Not oper
Modify Subchannel	Function executed	Status pending	Busy	Not oper
Reset Channel Path	Function started	----	Busy	Not oper
Resume Subchannel	Function started	Status pending	Not applicable	Not oper
Start Subchannel	Function started	Status pending	Busy	Not oper
Store Channel Report Word	CRW stored	Zeros stored	----	----
Store Subchannel	SCHIB stored	----	----	Not oper
Test Pending Interruption	Interruption not pending	Interruption code stored	----	----
Test Subchannel	Status was pending	Status was not pending	----	Not oper

Notes:

- For Diagnose, the resulting condition code is model-dependent.
- For Load PSW, the condition code is loaded from a field of the second operand (the new PSW's condition code field).
- For Program Return, the resulting condition code is unpredictable.
- For Set Program Mask, the condition code is loaded from bits 2 and 3 of the first operand.

Assembler Instructions

Function	Mnemonic	Meaning
Option control	*PROCESS	Specify assembler options
	ACONTROL	Dynamically modify options
Data definition	CCW	Define channel command word
	CCW0	Define format-0 channel command word
	CCW1	Define format-1 channel command word
	DC	Define constant
	DS	Define storage
Program sectioning and linking	ALIAS	Rename external symbol
	AMODE	Specify addressing mode
	CATTR	Define class name and attributes
	COM	Identify common control section
	CSECT	Identify control section
	CXD	Cumulative length of external dummy section
	DSECT	Identify dummy section
	DXD	Define external dummy section
	ENTRY	Identify entry-point symbol
	EXTRN	Identify external symbol
	LOCTR	Specify multiple location counters
	RMODE	Specify residence mode
	RSECT	Identify read-only control section
	START	Start assembly
WXTRN	Identify weak external symbol	
Base register assignment	DROP	Drop base address register
	USING	Use base address and register
Control of listings	AEJECT	Start new page in macro definition
	ASPACE	Space lines in macro definition
	CEJECT	Conditional start new page
	EJECT	Start new page
	PRINT	Print optional data
	SPACE	Space listing
Program control	TITLE	Identify assembly output
	ADATA	Provide data for SYSADATA file
	CNOP	Conditional no operation
	COPY	Copy predefined source coding
	END	End assembly
	EQU	Equate symbol
	EXITCTL	Program control data for I/O exits
	ICTL	Input format control
	ISEQ	Input sequence checking
	LTORG	Begin literal pool
	OPSYN	Equate operation code
	ORG	Set location counter
	POP	Restore ACONTROL, PRINT, or USING status
	PUNCH	Punch a card
PUSH	Save current ACONTROL, PRINT, or USING status	
REPRO	Reproduce following card	
Conditional assembly	ACTR	Conditional assembly branch counter
	AGO	Unconditional branch
	AIF	Conditional branch
	AINSERT	Create input record
	ANOP	Assembly no operation
	AREAD	Assign input record to SETC symbol
	GBLA	Define global SETA symbol
	GBLB	Define global SETB symbol
	GBLC	Define global SETC symbol
	LCLA	Define local SETA symbol
	LCLB	Define local SETB symbol
	LCLC	Define local SETC symbol
	MHELP	Trace macro flow
	MNOTE	Generate error message
	SETA	Set arithmetic variable symbol
	SETAF	Set arithmetic variable symbol from external function
	SETB	Set binary variable symbol
	SETC	Set character variable symbol
SETCF	Set character variable symbol from external function	

Assembler Instructions (Cont'd)

Function	Mnemonic	Meaning
Macro definition	MACRO	Macro definition header
	MEND	Macro definition trailer
	MEXIT	Macro definition exit

Source: SC26-4940.

Extended-Mnemonic Instructions for Branch on Condition

Use	Extended Mnemonic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
General	B or BR NOP or NOPR	Unconditional Branch No Operation	BC or BCR 15, BC or BCR 0,
After Compare Instructions (A:B)	BH or BHR BL or BLR BE or BER BNH or BNHR BNL or BNLR BNE or BNER	Branch on A High Branch on A Low Branch on A Equal B Branch on A Not High Branch on A Not Low Branch on A Not Equal B	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 13, BC or BCR 11, BC or BCR 7,
After Arithmetic Instructions	BP or BPR BM or BMR BZ or BZR BO or BOR BNP or BNPR BNM or BNMR BNZ or BNZR BNO or BNOR	Branch on Plus Branch on Minus Branch on Zero Branch on Overflow Branch on Not Plus Branch on Not Minus Branch on Not Zero Branch on No Overflow	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 1, BC or BCR 13, BC or BCR 11, BC or BCR 7, BC or BCR 14,
After Test under Mask instruction	BO or BOR BM or BMR BZ or BZR BNO or BNOR BNM or BNMR BNZ or BNZR	Branch if Ones Branch if Mixed Branch if Zeros Branch if Not Ones Branch if Not Mixed Branch if Not Zeros	BC or BCR 1, BC or BCR 4, BC or BCR 8, BC or BCR 14, BC or BCR 11, BC or BCR 7,

Source: SC26-4940.


*Second operand, not shown, is D₂ (X₂, B₂) for RX format and R₂ for RR format.

Extended-Mnemonic Instructions for Branch Relative on Condition

Use	Extended Mnemonic	Meaning	Machine Instr.
General	BRU or J JNOP	Unconditional Branch Relative No Operation	BRC 15, _{1,2} BRC 0, _{1,2}
After Compare Instructions (A:B)	BRH or JH BRL or JL BRE or JE BRNH or JNH BRNL or JNL BRNE or JNE	Branch Relative on A High Branch Relative on A Low Branch Relative on A Equal B Branch Relative on A Not High Branch Relative on A Not Low Branch Relative on A Not Equal B	BRC 2, _{1,2} BRC 4, _{1,2} BRC 8, _{1,2} BRC 13, _{1,2} BRC 11, _{1,2} BRC 7, _{1,2}
After Arithmetic Instructions	BRP or JP BRM or JM BRZ or JZ BRO or JO BRNP or JNP BRNM or JNM BRNZ or JNZ BRNO or JNO	Branch Relative on Plus Branch Relative on Minus Branch Relative on Zero Branch Relative on Overflow Branch Relative on Not Plus Branch Relative on Not Minus Branch Relative on Not Zero Branch Relative on No Overflow	BRC 2, _{1,2} BRC 4, _{1,2} BRC 8, _{1,2} BRC 1, _{1,2} BRC 13, _{1,2} BRC 11, _{1,2} BRC 7, _{1,2} BRC 14, _{1,2}
After Test under Mask instruction	BRO or JO BRM or JM BRZ or JZ BRNO or JNO BRNM or JNM BRNZ or JNZ	Branch Relative if Ones Branch Relative if Mixed Branch Relative if Zeros Branch Relative if Not Ones Branch Relative if Not Mixed Branch Relative if Not Zeros	BRC 1, _{1,2} BRC 4, _{1,2} BRC 8, _{1,2} BRC 14, _{1,2} BRC 11, _{1,2} BRC 7, _{1,2}

Source: SC26-4940.

CNOP Alignment



Source: SC26-4940.

Summary of Constants

Type	Implied Length, Bytes	Alignment	Format	Truncation/ Padding
A	4	Word	Value of address	Left
B	-	Byte	Binary digits	Left
C	-	Byte	Characters	Right
D	8	Doubleword	Long hex floating point	Right
DB	8	Doubleword	Long binary floating point	Right
DH	8	Doubleword	Long hex floating point	Right
E	4	Word	Short hex floating point	Right
EB	4	Word	Short binary floating point	Right
EH	4	Word	Short hex floating point	Right
F	4	Word	Fixed-point binary	Left
G	Even	Byte	Graphic (double-byte) characters	Right
H	2	Halfword	Fixed-point binary	Left
J	4	Word	Symbol naming a DXD, DSECT, or class	Left
L	16	Doubleword	Extended hex floating point	Right
LB	16	Doubleword	Extended binary floating point	Right
LH	16	Doubleword	Extended hex floating point	Right
P	-	Byte	Packed decimal	Left
Q	4	Word	Symbol naming a DXD or DSECT	Left
S	2	Halfword	Address in base-displacement form	-
V	4	Word	Externally defined address value	-
X	-	Byte	Hexadecimal digits	Left
Y	2	Halfword	Value of address	Left
Z	-	Byte	Zoned decimal	Left

Source: SC26-4940.

Fixed Storage Locations

Area (Dec)	Addr Type	Hex Addr	Function
0-7	A	0	Initial-program-loading PSW
0-7	R	0	Restart new PSW
8-15	A	8	Initial-program-loading CCW1
8-15	R	8	Restart old PSW
16-23	A	10	Initial-program-loading CCW2
24-31	R	18	External old PSW
32-39	R	20	Supervisor-call old PSW
40-47	R	28	Program old PSW
48-55	R	30	Machine-check old PSW
56-63	R	38	Input/output old PSW
88-95	R	58	External new PSW
96-103	R	60	Supervisor-call new PSW
104-111	R	68	Program new PSW
112-119	R	70	Machine-check new PSW
120-127	R	78	Input/output new PSW
128-131	R	80	External-interruption parameter
132-133	R	84	CPU address associated with external interruption, or zeros
134-135	R	86	External-interruption code (see table on page 22)
136-139	R	88	SVC-interruption ID (0-12 zeros, 13-14 ILC, 15 zero, 16-31 code)

Fixed Storage Locations (Cont'd)

Area (Dec)	Addr Type	Hex Addr	Function
140-143	R	8C	Program-interruption ID (0-12 zeros, 13-14 ILC, 15 zero, 16-31 code)
144-147	R	90	Data-exception code (0-23 zeros, 24-31 code (see table on page 23))
144-147	R	90	Translation-exception ID (see table on page 23)
148-149	R	94	Monitor-class number (0-7 zeros, 8-15 number)
150-151	R	96	PER-1 code (0-3 code, 4-15 zeros)
150-151	R	96	PER-2 code (0-2 and 4 code, 3 and 5-8 zeros, 9-13 AT MID, 14-15 SI)
152-155	R	98	PER address (0 zero, 1-31 address)
156-159	R	9C	Monitor code
160	R	A0	Exception access ID (0-3 zeros, 4-7 access-register number)
161	R	A1	PER access ID (0-3 zeros, 4-7 access-register number)
184-187	R	B8	Subsystem-identification word (0-14 zeros, 15 one, 16-31 subchannel number)
188-191	R	BC	I/O-interruption parameter
196-199	R	C4	PCF-entry-table origin (0 and 20-31 zeros, 1-19 origin)
212-215	A	D4	Store-status extended-save-area address (0 and 20-31 zeros, 1-19 address or zeros)**
212-215	R	D4	Machine-check extended-save-area address (0 and 20-31 zeros, 1-19 address or zeros)**
216-223	A	D8	Store-status CPU-timer save area
216-223	R	D8	Machine-check CPU-timer save area
224-231	A	E0	Store-status clock-comparator save area
224-231	R	E0	Machine-check clock-comparator save area
232-239	R	E8	Machine-check-interruption code (see diagram on page 37)
244-247	R	F4	External-damage code (see diagram on page 37)
248-251	R	F8	Failing-storage address (0 zero, 1-31 address)
256-263	A	100	Store-status PSW save area
256-271	R	100	Fixed-logout area*
264-267	A	108	Store-status prefix save area
288-351	A	120	Store-status access-register save area
288-351	R	120	Machine-check access-register save area
352-383	A	160	Store-status floating-point-register save area (registers 0, 2, 4, 6 only)
352-383	R	160	Machine-check floating-point-register save area (registers 0, 2, 4, 6 only)
384-447	A	180	Store-status general-register save area
384-447	R	180	Machine-check general-register save area
448-511	A	1C0	Store-status control-register save area
448-511	R	1C0	Machine-check control-register save area

A=Absolute address. R=Real address.

* Contents may vary among models; see System Library manuals.

** Extended-save-area contents: 0-127 floating-point registers 0-15, 128-131 floating-point-control register.

External-Interruption Codes

At real-storage address 134-135 (86-87 hex)

Code (Hex)	Condition
0040	Interrupt key
1003	TOD-clock-sync check
1004	Clock comparator
1005	CPU timer
1200	Malfunction alert
1201	Emergency signal
1202	External call
1406	ETR
2401	Service signal


Program-Interruption Codes

At real-storage address 142-143 (8E-8F hex)

Code (Hex)	Condition
0001	Operation exception
0002	Privileged-operation exception
0003	Execute exception
0004	Protection exception
0005	Addressing exception
0006	Specification exception
0007	Data exception
nn08*	Fixed-point-overflow exception
0009	Fixed-point-divide exception
000A	Decimal-overflow exception
000B	Decimal-divide exception
nn0C*	HFP-exponent-overflow exception
nn0D*	HFP-exponent-underflow exception
nn0E*	HFP-significance exception
nn0F*	HFP-floating-point-divide exception
0010	Segment-translation exception
0011	Page-translation exception
0012	Translation-specification exception
0013	Special-operation exception
0015	Operand exception
0016	Trace-table exception
0017	ASN-translation-specification exception
0019	Vector-operation exception
001C	Space-switch event
001D*	HFP-square-root exception
nn1E*	Unnormalized-operand exception
001F	PC-translation-specification exception
0020	AFX-translation exception
0021	ASX-translation exception
0022	LX-translation exception
0023	EX-translation exception
0024	Primary-authority exception
0025	Secondary-authority exception
0028	ALET-specification exception
0029	ALEN-translation exception
002A	ALE-sequence exception
002B	ASTE-validity exception
002C	ASTE-sequence exception
002D	Extended-authority exception
0030	Stack-full exception
0031	Stack-empty exception
0032	Stack-specification exception
0033	Stack-type exception
0034	Stack-operation exception
0040	Monitor event
0080	PER event (code may be combined with another code)
0119	Crypto-operation exception

* Use the exception-extension-code table on page 23 for bits 0-7 (nn) of the program-interruption code.

Exception-Extension Code



Bit	Meaning
0	(a) Arithmetic-partial-completion bit 0 Completion or suppression of instruction, and bits 1-7 of the exception-extension code are also zero 1 Partial completion of vector instruction
1	(v) Arithmetic-result location 0 Scalar register 1 Vector register
2-3	(ww) Arithmetic-result width 01 4-byte result 10 8-byte result
4-7	(rrrr) Register number of result register designated by the interrupted instruction

Translation-Exception Identification

At real-storage address 144-147 (90-93 hex)

Inter- ruption Code (Hex)	Exception or Event	Format of Information Stored
0004	Protection	If 29 zero: rest unpredictable If 29 one and DAT used: 1-19 address, 30-31 STD identification, rest unpredictable If 29 one and DAT not used: 1-19 address, rest unpredictable
0010	Segment translation	0 secondary address, 1-19 address, 20-29 unpredictable, 30-31 STD identification
0011	Page translation	0 secondary address, 1-19 address, 20-29 unpredictable, 30-31 STD identification
001C	Space switch	From primary-space mode: 0 old primary-space-switch-event control, 1-15 zeros, 16-31 old PASN From home-space mode: 0 home-space-switch-event control, 1-31 zeros
0020	AFX translation	0-15 zeros, 16-31 address-space number
0021	ASX translation	0-15 zeros, 16-31 address-space number
0022	LX translation	0-11 zeros, 12-31 program-call number
0023	EX translation	0-11 zeros, 12-31 program-call number
0024	Primary authority	0-15 zeros, 16-31 address-space number
0025	Secondary authority	0-15 zeros, 16-31 address-space number

Data-Exception Code (DXC)

At real-storage address 147 (93 hex) and in byte 2 of floating-point-control register

Code (Hex)	Data Exception
00	Decimal operand
01	AFP register
02	BFP instruction
08	IEEE inexact and truncated
0C	IEEE inexact and incremented
10	IEEE underflow, exact
18	IEEE underflow, inexact and truncated
1C	IEEE underflow, inexact and incremented
20	IEEE overflow, exact
28	IEEE overflow, inexact and truncated
2C	IEEE overflow, inexact and incremented
40	IEEE division by zero
80	IEEE invalid operation

Control Registers

CR	Bits	Name of Field	Associated with	Init*	
0	1	SSM-suppression control	SSM instruction	0	
	2	TOD-clock-sync control	Multiprocessing	0	
	3	Low-address-protection control	Low-address protection	0	
	4	Extraction-authority control	Instruction authorization	0	
	5	Secondary-space control	Instruction authorization	0	
	6	Fetch-protection-override control	Key-controlled protection	0	
	7	Storage-protection-override control	Key-controlled protection	0	
	8-12	Translation format (10110 binary)	Dynamic address translation	0	
	13	AFP-register control	Floating point	0	
	14	Vector control	Vector operations	0	
	15	Address-space-function control	Instruction authorization	0	
	16	Malfunction-alert subclass mask	Multiprocessing	0	
	17	Emergency-signal subclass mask	Multiprocessing	0	
	18	External-call subclass mask	Multiprocessing	0	
	19	TOD-clock sync-check subclass mask	Multiprocessing	0	
	20	Clock-comparator subclass mask	Clock comparator	0	
	21	CPU-timer subclass mask	CPU timer	0	
	22	Service-signal subclass mask	Service signal	0	
	24	Unused (See note)		1	
	25	Interrupt-key subclass mask	Interrupt key	1	
	26	Unused (See note)		1	
	27	ETR subclass mask	External interruptions	0	
	28	Program-call-fast control	PROGRAM CALL FAST	0	
	29	Crypto control	Cryptography	0	
	1	0	Primary space-switch-event control	Program interruptions	0
		1-19	Primary segment-table origin	Dynamic address translation	0
		22	Primary subspace-group control	Subspace groups	0
		23	Primary private-space control	Dynamic address translation	0
		24	Primary storage-alteration-event control	Program-event rec. 2 only	0
25-31	Primary segment-table length	Dynamic address translation	0		
2	1-25	Dispatchable-unit-control-table origin	Access-register translation	0	
3	0-15	PSW-key mask	Instruction authorization	0	
	16-31	Secondary ASN	Address spaces	0	
4	0-15	Authorization index	Instruction authorization	0	
	16-31	Primary ASN	Address spaces	0	
5	0	Subsystem-linkage control	Instruction authorization	0	
	1-24	Linkage-table origin	PC-number translation	0	
	25-31	Linkage-table length	PC-number translation	0	
&	-----	-----	-----	---	
5	1-25	Primary-ASTE origin	Access-register translation	0	
6	0-7	I/O-interruption subclass mask	I/O interruptions	0	
7	1-19	Secondary segment-table origin	Dynamic address translation	0	
	22	Secondary subspace-group control	Subspace groups	0	
	23	Secondary private-space control	Dynamic address translation	0	
	24	Secondary-storage-alteration-event control	Program-event rec. 2 only	0	
	25-31	Secondary segment-table length	Dynamic address translation	0	
8	0-15	Extended authorization index	Access-register translation	0	
	16-31	Monitor masks	MC instruction	0	

Control Registers (Cont'd)


CR	Bits	Name of Field	Associated with	Init*
9	0	Successful-branching-event mask	Program-event recording	0
	1	Instruction-fetching-event mask	Program-event recording	0
	2	Storage-alteration-event mask	Program-event recording	0
	3	GR-alteration-event mask	Program-event rec. 1 only	0
	4	Store-using-real-address-event mask	Program-event recording	0
	8	Branch-address control	Program-event rec. 2 only	0
	10	Storage-alteration-space control	Program-event rec. 2 only	0
	16-31	PER general-register masks	Program-event rec. 1 only	0
10	1-31	PER starting address	Program-event recording	0
11	1-31	PER ending address	Program-event recording	0
12	0	Branch-trace control	Tracing	0
	1-29	Trace-entry address	Tracing	0
	30	ASN-trace control	Tracing	0
	31	Explicit-trace control	Tracing	0
13	0	Home space-switch-event control	Program interruptions	0
	1-19	Home segment-table origin	Dynamic address translation	0
	23	Home private-space control	Dynamic address translation	0
	24	Home storage-alteration-event control	Program-event rec. 2 only	0
	25-31	Home segment-table length	Dynamic address translation	0
14	0	Unused (See note)		1
	1	Unused (See note)		1
	2	Extended-save-area control	Floating point	0
	3	Channel-report-pending subclass mask	I/O machine-check handling	0
	4	Recovery subclass mask	Machine-check handling	0
	5	Degradation subclass mask	Machine-check handling	0
	6	External-damage subclass mask	Machine-check handling	1
	7	Warning subclass mask	Machine-check handling	0
	10	TOD-clock-control-override control	TOD clock	0
	12	ASN-translation control	Instruction authorization	0
13-31	ASN-first-table origin	ASN translation	0	
15	1-28	Linkage-stack-entry address	Linkage-stack operations	0

* Value after initial CPU reset.

& The interpretation of control register 5 depends on the state of bit 15 of control register 0, the address-space-function control.



Note: This bit is not used but is initialized to one for consistency with the System/370 definition.

Floating-Point-Control (FPC) Register




Bit	Meaning
0	(IMi) IEEE-invalid-operation mask
1	(IMz) IEEE-division-by-zero mask
2	(IMo) IEEE-overflow mask
3	(IMu) IEEE-underflow mask
4	(IMx) IEEE-inexact mask
8	(SFi) IEEE-invalid-operation flag
9	(SFz) IEEE-division-by-zero flag
10	(SFo) IEEE-overflow flag
11	(SFu) IEEE-underflow flag
12	(SFx) IEEE-inexact flag
16-23	(DXC) Data-exception code (see table on page 23)
30-31	(RM) Rounding mode
	00 Round to nearest
	01 Round toward 0
	10 Round toward +∞
	11 Round toward -∞

Program-Status Word (PSW)




Bit	Meaning
1	(R) Program-event-recording mask
5	(T = 1) DAT mode
6	(I) Input/output mask
7	(E) External mask
13	(M) Machine-check mask
14	(W = 1) Wait state
15	(P = 1) Problem state
16-17	(AS) Address-space control
	xx Real mode (T = 0)
	00 Primary-space mode (T = 1)
	01 Access-register mode (T = 1)
	10 Secondary-space mode (T = 1)
	11 Home-space mode (T = 1)
18-19	(CC) Condition code
20	Fixed-point-overflow mask
21	Decimal-overflow mask
22	HFP-exponent-underflow mask
23	HFP-significance mask
32	(A = 1) 31-bit addressing mode

Vector-Status Register



Bit	Meaning
15	(M) Vector-mask-mode bit
16-31	(VCT) Vector count
32-47	(VIX) Vector interruption index
48-55	(VIU) Vector in-use bits
56-63	(VCH) Vector change bits

Operand of STORE CLOCK EXTENDED



Note: Bit 51 of the TOD clock (bit 59 of the operand) corresponds to one microsecond.

Dynamic Address Translation

Dynamic-Address-Translation Format

Addr Mode	Segment Size	Page Size	Virtual Address Fields			
			Ignored	Segment Index	Page Index	Byte Index
24	1M	4K	0-7	8-11	12-19	20-31
31	1M	4K	0	1-11	12-19	20-31

Note: Control register 0 bits 8-12 must contain 10110 (binary); any other combination of bits 8-12 is invalid for translation.

Segment-Table Designation (STD)

X	Segment-Table Origin		G	P	S	STL
0	1		20	22	25	31

Bit	Meaning
0	(X) Space-switch-event control
22	(G) Subspace-group control
23	(P) Private-space control
24	(S) Storage-alteration-event control
25-31	(STL) Segment-table length

Segment-Table Entry (STE)

0	Page-Table Origin		I	C	PTL
0	1		26	28	31

Bit	Meaning
26	(I) Segment-invalid bit
27	(C) Common-segment bit
28-31	(PTL) Page-table length

Page-Table Entry (PTE)

0	Page-Frame Real Address	0	I	P	0
0	1	20		24	31

Bit	Meaning
21	(I) Page-invalid bit
22	(P) Page-protection bit

ASN Translation

Address-Space Number (ASN)

ASN-First-Table Index	ASN-Second-Table Index
0	10
	15


ASN-First-Table Entry (when CR0 Bit 15 Is Zero)

I	ASN-Second-Table Origin	0000
0	1	28
		31

Bit	Meaning
0	(I) AFX-invalid bit


ASN Translation (Cont'd)

ASN-First-Table Entry (when CR0 Bit 15 Is One)




Bit	Meaning
0	(I) AFX-invalid bit

ASN-Second-Table Entry (ASTE)




The following extension exists if CR0 bit 15 is one:




Byte.Bit	Meaning
0.0	(I) ASX-invalid bit
0.31	(B) Base-space bit
8.0-31	See STD on page 27
C.0	(V) Subsystem-linkage control
C.25-31	(LTL) Linkage-table length
10.25-31	(ALL) Access-list length, format 0 (in format 1, bits 24-31)
///	Available for programming

PC-Number Translation

Program-Call Number




Linkage-Table Entry (LTE)




Bit	Meaning
0	(I) LX-invalid bit
26-31	(ETL) Entry-table length

Entry-Table Entry (ETE)

Byte
(Hex)




The following extension exists if CR0 bit 15 is one:



Byte.Bit	Meaning
4.0	(A) Entry addressing mode
4.31	(P) Entry problem state
10.0	(T) PC-type bit (0: basic; 1: stacking)
10.3	(K) PSW-key control (0: unchanged; 1: replace if stacking)
10.4	(M) PSW-key-mask control (0: OR; 1: replace if stacking)
10.5	(E) EAX control (0: unchanged; 1: replace if stacking)
10.6	(C) Address-space-control control
10.7	(S) Secondary-ASN control
10.8-11	(EK) Entry key


Access-Register Translation

Access-List-Entry Token (ALET)




Bit **Meaning**
 7 (P) Primary-list bit (0: use DUCT; 1: use primary ASTE)
 8-15 (ALESN) Access-list-entry sequence number

Dispatchable-Unit-Control Table (DUCT)




Linkage-Stack Entries

Entry Descriptor




Bit **Meaning**
 0 (U) Unstack-suppression bit
 1-7 Entry type:
 Header entry = 0000001 binary
 Trailer entry = 0000010 binary
 Branch state entry = 0000100 binary
 Program-call state entry = 000010 binary
 Available for program use = 1xxxxxx binary

Header Entry (Entry Type 0000001)



Bit **Meaning**
 32 (B) Backward stack-entry validity bit
 /// Available for programming

Trailer Entry (Entry Type 0000010)







Bit **Meaning**
 32 (F) Forward-section validity bit
 /// Available for programming


Linkage-Stack Entries (Cont'd)

**Branch State Entry (Entry Type 0000100) and
Program-Call State Entry (Entry Type 0000101)**




Byte
(Hex)



In a Branch State Entry



In a Program-Call State Entry










Byte.Bit	Meaning
90.32	(A) Addressing mode (in branch state entry)

Trapping

Trap Control Block


Byte
(Hex)



Byte.Bit **Meaning**
/// Available for programming

Trapping (Cont'd)


Trap Save Area




Byte.Bit	Meaning
0.0	(E) TRAP was target of EXECUTE
0.31	(W) TRAP is TRAP4 (not TRAP2)
0.13-14	(IL) Instruction-length code
10-17	PSW values (see PSW on page 26)
///	Available for programming

Trace-Entry Formats


31-Bit Branch




24-Bit Branch




Branch in Subspace Group (if ASN Tracing On)




Set Secondary ASN





Program Call





Program Transfer



Program Return



Trace



Bit 4-7 **Meaning**
 (N) One less than the number of registers in the trace entry.

Machine-Check Interruption Code

At real-storage address 232-239 (E8-EF hex)

S	P	S	C	E	V	C	S	V	S	S	K	D	W	M	P	I	F	E	F	G	C	S									
D	D	R	0	D	D	F	G	W	P	P	K	0	S	B	0	E	C	E	S	P	S	M	A	A	0	C	P	R	R	0	T

I	A	D	0	0	0	0	0	0	0	0	0	X	A	C	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	R	A	0	0	0	0	0	0	0	0	0	F	P	0	T	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- | Bit | Meaning |
|-----|---|
| 0 | (SD) System damage |
| 1 | (PD) Instruction-processing damage |
| 2 | (SR) System recovery |
| 4 | (CD) Timing-facility damage |
| 5 | (ED) External damage |
| 6 | (VF) Vector-facility failure |
| 7 | (DG) Degradation |
| 8 | (W) Warning |
| 9 | (CP) Channel report pending |
| 10 | (SP) Service-processor damage |
| 11 | (CK) Channel-subsystem damage |
| 13 | (VS) Vector-facility source |
| 14 | (B) Backed up |
| 16 | (SE) Storage error uncorrected |
| 17 | (SC) Storage error corrected |
| 18 | (KE) Storage-key error uncorrected |
| 19 | (DS) Storage degradation |
| 20 | (WP) PSW-MWP validity |
| 21 | (MS) PSW mask and key validity |
| 22 | (PM) PSW program-mask and condition-code validity |
| 23 | (IA) PSW-instruction-address validity |
| 24 | (FA) Failing-storage-address validity |
| 26 | (EC) External-damage-code validity |
| 27 | (FP) Floating-point-register validity |
| 28 | (GR) General-register validity |
| 29 | (CR) Control-register validity |
| 31 | (ST) Storage logical validity |
| 32 | (IE) Indirect storage error |
| 33 | (AR) Access-register validity |
| 34 | (DA) Delayed-access exception |
| 43 | (XF) Extended-floating-point-register validity |
| 44 | (AP) Ancillary report |
| 46 | (CT) CPU-timer validity |
| 47 | (CC) Clock-comparator validity |

External-Damage Code


At real-storage address 244-247 (F4-F7 hex)

0	0	0	0	0	0	0	0	0	0	X	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	0	N	F	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- | Bit | Meaning |
|-----|---------------------------------------|
| 8 | (XN) Expanded storage not operational |
| 9 | (XF) Expanded-storage control failure |

Operation-Request Block (ORB)


Word



Word.Bit	Meaning
1.0-3	(Key) Subchannel key
1.4	(S) Suspend control
1.8	(F) CCW-format control
1.9	(P) Prefetch control
1.10	(I) Initial-status-interruption control
1.11	(A) Address-limit-checking control
1.12	(U) Suppress-suspended-interruption control
1.16-23	(LPM) Logical-path mask
1.24	(L) Incorrect-length-suppression mode


Channel-Command Word (CCW)

Format-0 CCW



Bit	Meaning
32	(CD) Causes use of data-address portion of next CCW
33	(CC) Causes use of command code and data address of next CCW
34	(SLI) Causes suppression of possible incorrect-length indication
35	(Skip) Suppresses transfer of information to main storage
36	(PCI) Causes an intermediate-interruption condition to occur
37	(IDA) Causes bits 8-31 of CCW to specify location of first IDAW
38	(Suspend) Causes suspension before execution of this CCW


Format-1 CCW



Bit	Meaning
8	(CD) Causes use of data-address portion of next CCW
9	(CC) Causes use of command code and data address of next CCW
10	(SLI) Causes suppression of possible incorrect-length indication
11	(Skip) Suppresses transfer of information to main storage
12	(PCI) Causes an intermediate-interruption condition to occur
13	(IDA) Causes bits 8-31 of CCW to specify location of first IDAW
14	(Suspend) Causes suspension before execution of this CCW


Subchannel-Information Block (SCHIB)

Word



*See "Subchannel-Status Word (SCSW)" on page 40.


Path-Management-Control Word (PMCW)




Word.Bit	Meaning
1.2-4	(ISC) Interruption-subclass code
1.8	(E) Subchannel enabled
1.9-10	(LM) limit mode
	00 No Checking
	01 Data address must be ≥ limit
	10 Data address must be < limit
	11 Reserved
1.11-12	(MM) Measurement-mode enable
	00 Neither mode enabled
	01 Device-connect-time-measurement enabled
	10 Measurement-block-update enabled
	11 Both modes enabled
1.13	(D) Multipath mode
1.14	(T) Timing facility available
1.15	(V) Device number valid
2.0-7	(LPM) Logical-path mask
2.8-15	(PNOM) Path-not-operational mask
2.16-23	(LPUM) Last-path-used mask
2.24-31	(PIM) Path-installed mask
3.0-15	(MBI) Measurement-block index
3.16-23	(POM) Path-operational mask
3.24-31	(PAM) Path-available mask
4.0-7	(CHPID-0) Channel-path ID for logical path 0 (typical)

Interruption-Response Block (IRB)

Word



Subchannel-Status Word (SCSW)



Word.

Bit	Meaning
0.0-3	(Key) Subchannel key
0.4	(S) Suspend control
0.5	(L) Extended-status-word format (logout stored)
0.6-7	(CC) Deferred condition code
	00 Normal I/O interruption
	01 Status in SCSW
	10 Reserved
	11 Path not operational
0.8	(F) CCW-format control
0.9	(P) Prefetch control
0.10	(I) Initial-status-interruption control
0.11	(A) Address-limit-checking control
0.12	(U) Suppress-suspended-interruption control
0.13	(Z) Zero condition code
0.14	(E) Extended control (information stored in ECW of IRB)
0.15	(N) Path not operational (PNOM nonzero)
0.17-19	(FC) Function control
	17 (40) start, 18 (20) halt, 19 (10) clear
0.20-26	(AC) Activity control
	20 (08) resume pending
	21 (04) start pending
	22 (02) halt pending
	23 (01) clear pending
0.27-31	(SC) Status control
	27 (10) alert
	28 (08) intermediate
	29 (04) primary
2.0-15	Device status (0-7), subchannel status (8-15)
	0 (80) Attention
	1 (40) Status modifier
	2 (20) Control-unit end
	3 (10) Busy
	4 (08) Channel end
	5 (04) Device end
	6 (02) Unit check
	7 (01) Unit exception
	8 (80) Prog.-cont. int.
	9 (40) Incorrect length
	10 (20) Program check
	11 (10) Protection check
	12 (08) Channel-data check
	13 (04) Channel-control check
	14 (02) Interface-control check
	15 (01) Chaining check
	24 (80) subchannel active
	25 (40) device active
	26 (20) suspended
	30 (02) secondary
	31 (01) status pending

Extended-Status Word (ESW)

See chart on page 42 to determine the appropriate ESW format.

Format-0 ESW

Word 0	Subchannel Logout
1	Extended-Report Word
2	Failing-Storage Address
3	Zeros
4	Zeros

Format-0 ESW (Word 0)

0	ESF	LPUM	0	FVF	SA	TC	D	E	A	SC
0	1	8	16	22	24	26	28	31		

Bit	Meaning
1-7	(ESF) Extended-status flags (1 key check, 2 measurement-block program check, 3 measurement-block data check, 4 measurement-block protection check, 5 CCW check, 6 IDAW check, 7:0)
8-15	(LPUM) Last-path-used mask
17-21	(FVF) Field-validity flags (17 LPUM, 18 TC, 19 SC, 20 device status, 21 CCW address)
22-23	(SA) Storage-access code (00 access type unknown, 01 read, 10 write, 11 read backward)
24-25	(TC) Termination code (00 halt signal issued, 01 stop, stack, or normal termination, 10 clear signal issued)
26	(D) Device status check
27	(E) Secondary error
28	(A) I/O-error alert
29-31	(SC) Sequence code

Format-0 ESW (Word 1)

000	A	P	T	F	S	00	SCNT	0000	0000	0000	0000
0	3	8	10	16							31

Bit	Meaning
3	(A) Authorization check
4	(P) Path-verification-required
5	(T) Channel-path timeout
6	(F) Failing-storage-address validity
7	(S) Concurrent sense
10-15	(SCNT) Concurrent-sense count


Format-1 ESW (Word 0)*

0000	0000	LPUM	0000	0000	0000	0000
0	8	16				31

Bit	Meaning
8-15	(LPUM) Last-path-used mask


*Word 1 is stored as word 1 of a Format-0 ESW. Words 2, 3, and 4 are zeros.

Format-2 ESW (Word 0)*



Bit	Meaning
8-15	(LPUM) Last-path-used mask
16-31	(DCTI) Device-connect-time interval

Format-3 ESW (Word 0)*



Bit	Meaning
8-15	(LPUM) Last-path-used mask

Information Stored in ESW

Subchannel Conditions under which ESW Is Stored by Test Subchannel Instruction						Extended-Status-Word (ESW)	
Subchannel-Status Word			Path-Management-Control Word			Format	Contents Word 0 Byte 0123
Status-Control Field	L Bit	Suspended Bit	Timing-Facility Bit	Device-Connect-Time Measurement-Mode-Enable Bit	Device-Connect-Time Measurement-Mode Active		
----0	-	*	*	*	No/Yes	U	****
**001	1	*	*	*	No/Yes	0	RRRR
**1*1	1	*	*	*	No/Yes	0	RRRR
10011	1	*	*	*	No/Yes	0	RRRR
00001	0	*	*	*	No/Yes	U	****
00011	0	*	*	*	No/Yes	3	ZM**
100*1	0	*	*	*	No/Yes	3	ZM**
**1*1	0	*	0	*	No/Yes	1	ZMZZ
**1*1	0	*	1	0	No/Yes	1	ZMZZ
**1*1	0	*	1	1	No	1	ZMZZ
**1*1	0	*	1	1	Yes	2	ZMDD
01001	0	0	*	*	No/Yes	U	****
01001	0	1	0	*	No/Yes	1	ZMZZ
01001	0	1	1	0	No/Yes	1	ZMZZ
01001	0	1	1	1	No	1	ZMZZ
01001	0	1	1	1	Yes	2	ZMDD
00011	1						
11001	0						
*1011	*						

These combinations do not occur.

Bit	Meaning
-	Not meaningful.
*	Bits may be 0's or 1's.
A	Alert status.
D	Accumulated device-connect-time-interval (DCTI) value stored in bytes 2 and 3.
I	Intermediate status.
L	Extended-status-word format.
M	Last-path-used mask (LPUM) stored in byte 1.
P	Primary status.
R	Subchannel-logout information stored in bytes 0-3.
S	Secondary status.
U	No format defined.
X	Status pending.
Z	Bits are stored as 0's.

*Word 1 is stored as word 1 of a Format-0 ESW. Words 2, 3, and 4 are zeros.

Extended-Control Word (ECW)

The contents of the extended-control word (ECW) are specified by bits 5 and 14 of word 0 of the subchannel-status word, as follows:

SCSW Bits	ERW Bit	ERW Bits	ECW Words 0-7
5 14	7	10-15	
0 0	0	Zeros	Unpredictable
0 1	1	No. of con-sen* bytes	Concurrent-sense information*
1 0	0	Zeros	Unpredictable
1 1	0	Zeros	Model-dependent information
1 1	1	No. of con-sen bytes	Concurrent-sense information

*The combination of SCSW bit 5 as zero, SCSW bit 14 as one, and ERW bit 7 as zero does not occur.

Measurement Block

Word

0	SSCH + RSCH Count	Sample Count
1	Device-Connect Time	
2	Function-Pending Time	
3	Device-Disconnect Time	
4	Control-Unit-Queuing Time	
5	Reserved	
6		
7		
0	16	31

Channel-Report Word (CRW)

0	S	R	C	RSC	00	ERC	Reporting-Source ID
0	4	8	10	16	31		

Bit	Meaning
1	(S) Solicited CRW
2	(R) Overflow (one or more CRWs lost)
3	(C) Chaining (meaningless if bit 2 is one)
4-7	(RSC) Reporting-source code (see Reporting-Source table)
10-15	(ERC) Error-recovery code (see Error-Recovery table)
16-31	Reporting-source ID (see Reporting-Source table)

Reporting Source

The reporting-source-ID format depends on the RSC field of the channel-report word, as follows:

RSC	Reporting Source	Reporting-Source ID	
0010	Monitoring facility	00000000	00000000
0011	Subchannel	XXXXXXXX	XXXXXXXX
0100	Channel path	00000000	YYYYYYYY
1001	Configuration-alert facility	00000000	YYYYYYYY
1011	Channel subsystem	00000000	00000000

X = Subchannel number

Y = Channel-path ID (CHPID)

Error-Recovery Codes

ERC	Condition
000001	Available
000010	Initialized
000011	Temporary error
000100	Installed parameters initialized
000101	Terminal
000110	Permanent error with facility not initialized
000111	Permanent error with facility initialized
001000	Installed parameters modified

I/O Command Codes

Standard Command-Code Assignments (CCW Bits 0-7)

xxxx 0000 Invalid Command	mmmm 0100 Sense
mmmm mm01 Write	0000 0100 —Basic Sense
mmmm mm10 Read	1110 0100 —Sense ID
0000 0010 —Read Ipl	xxxx 1000 Transfer in Channel (a)
mmmm mm11 Control	0000 1000 Transfer in Channel (b)
0000 0011 —Control No operation	mmmm 1000 Invalid Command (c)
	mmmm 1100 Read Backward

x — Bit Ignored	a Format-0 CCW
m — Modifier bit for specific type of I/O device	b Format-1 CCW
	c Format-1 CCW and nonzero m bit

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device-dependent)
3	Equipment check	7	(Device-dependent)

Console Printer Channel Commands

Write, No Carrier Return	01	Sense	04
Write, Auto Carrier Return	09	Audible Alarm	0B
Read Inquiry	0A	No Operation	03

Printer Channel Commands

COMMANDS VALID FOR ALL PRINTERS (Except 3800-3, -6 when in Page Mode)		IMPACT PRINTERS — ADDITIONAL COMMANDS		
		Printer	Column	Reference
No Operation	03	1403-N1	A	GA24-3312
Space 1 Line Immediate	0B	3203-5	B	GA33-1529
Space 2 Lines Immediate	13	3211	B	GA24-3543
Space 3 Lines Immediate	1B	4248-1*3211 mode	B	GA24-3927
Block Data Check	73	4248-2*3211 mode	B	GA24-3991
Allow Data Check	7B	3262-5*3262-1 mode	C	GA24-3936
Skip to Channel 1 Immediate	8B	4245-1	C	GA33-1541
Skip to Channel 2 Immediate	93	4245-12, -20	C	GA33-1579
Skip to Channel 3 Immediate	9B	3262-5*4248 mode	D	GA24-3936
Skip to Channel 4 Immediate	A3	4248-1*native mode	D	GA24-3927
Skip to Channel 5 Immediate	AB	4248-2*native mode	D	GA24-3991
Skip to Channel 6 Immediate	B3	6262-014	D	GA24-4234
Skip to Channel 7 Immediate	BB			

Printer Channel Commands (Cont'd)

Skip to Channel 8 Immediate	E3	Use Column A, B, C, or D.	ABCD
Skip to Channel 9 Immediate	CB	Unfold	23 .XXX
Skip to Channel 10 Immediate	D3	Execute Order	33 . .X
Skip to Channel 11 Immediate	DB	Fold	43 .XXX
Skip to Channel 12 Immediate	F3	Load Forms Control Buffer	63 .XXX
		Raise Cover	6B .12
Write Without Spacing	01	Signal Attention	6B . 3
Write and Space 1 Line	09	Skip to Channel 0 Immediate	83 .4.2
Write and Space 2 Lines	11	Clear Printer	87 .XX
Write and Space 3 Lines	19	UCS Gate Load	EB X..
Write and Skip to Channel 1	89	Load UCS Buffer and Fold	F3 X..
Write and Skip to Channel 2	91	Verify Band ID	F3 .X
Write and Skip to Channel 3	99	Load UCS Buffer (No Fold)	FB XXX
Write and Skip to Channel 4	A1	Verify Band ID	FB X
Write and Skip to Channel 5	A9		
Write and Skip to Channel 6	B1	Release CU and Device	14 5..
Write and Skip to Channel 7	B9	Sense Intermediate Buffer	14 .X
Write and Skip to Channel 8	C1	Release CU, Reserve Device	34 5..
Write and Skip to Channel 9	C9	Reserve CU, Release Device	54 5..
Write and Skip to Channel 10	D1	Reserve CU and Device	74 5..
Write and Skip to Channel 11	D9	Release Device	94 5..
Write and Skip to Channel 12	E1	Reserve Device	B4 5..
		Release CU	D4 5..
Basic Sense	04	Sense ID	E4 .XX
		Reserve CU	F4 5..
3800-3, -6 PAGE MODE COMMANDS			
(See Note Y)			
No Operation	03	Diagnostic Read PLB	02 XX62
Load Font Index	0F	Diagnostic Write	05 7862
Load Font Control	1F	Diagnostic Check Read	06 XXX2
Load Font	2F	Diagnostic Gate	07 .XX2
Execute Order Any State	33	Diagnostic Read UCS Buffer	0A .XX
Load Font Equivalence	3F	Diagnostic Read FCB	12 .XXX
Delete Font	4F		
Begin Page Segment	5F	X = Valid . = Invalid	
Delete Page Segment	6F	Blank = Not applicable.	
Include Page Segment	7F		
Execute Order Home State	8F	1 = No action occurs (except 3211).	
Set Home State	97	2 = No action occurs.	
Load Copy Control	9F	3 = No action occurs on 3265-5.	
Begin Page	AF	4 = 3211 only (no action occurs on 4248	
End Page	BF	*3211 mode*.	
Load Page Description	CF	5 = Two-channel switch feature only.	
Begin Overlay	DF	6 = No action occurs (except 4245).	
Delete Overlay	EF	7 = 1403-N1 also uses command codes 0D, 15,	
		1D, 8D, 9D, 9D, A5, AD, B5, BD, C5, CD,	
		05, DD, and E5.	
		8 = 3211 and 4248 *3211 mode* only.	
Write Factored Text Control	0D		
Write Text	2D		
Write Image Control	3D		
Write Image	4D		
End	5D		
Load Page Position	6D		
Basic Sense	04	3800 - Additional Commands	
Sense Intermediate Buffer	14	(Except 3800-3, -6 when in Page Mode;	
Sense Error Log	24	see Note X).	
Sense ID	E4	End of Transmission	07
		Mark Form	17
		Load Copy Number	23
		Execute Order Any State	33
		Initialize Printer	37
		Load Forms Overlay Seq Control	43
		Select Translate Table 0	47
		Load Writable Char Gen Module	53
		Select Translate Table 1	57
		Load Forms Control Buffer	63
		Select Translate Table 2	67
		Select Translate Table 3	77
		Load Translate Table	83
		Clear Printer	87
		Load Graphic Char Modification	25
		Load Copy Modification	35
		Sense Intermediate Buffer	14
		Sense Error Log	24
		Sense ID	E4

Magnetic-Tape Channel Commands

Channel Command	Hex Code	3420-3 3420-5 3420-7	3420-4 3420-6 3420-8	3422 3430	3480
No Operation	03	X	X	X	X
Rewind	07	X	X	X	X
Rewind Unload	0F	X	X	X	X
Modeset-1 (200/Odd/DC)	13	(a)	(b)		(b)
Erase Gap	17	X	X	X	X
Request Track-In-Error	1B	X	X	(c)	
Write Tape Mark	1F	X	X	X	X
Modeset-1 (200/Even/Normal)	23	(a)	(b)		(b)
Backspace Block	27	X	X	X	X
Modeset-1 (200/Even/TR)	2B	(a)	(b)		(b)
Backspace File	2F	X	X	X	X
Modeset-1 (200/Odd/Normal)	33	(a)	(b)		(b)
Forward Space Block	37	X	X	X	X
Modeset-1 (200/Odd/TR)	3B	(a)	(b)		(b)
Forward Space File	3F	X	X	X	X
Synchronize	43				X
Locate Block	4F				X
Modeset-1 (556/Odd/DC)	53	(d)	(b)		(b)
Suspend Multipath Recon- nection	5B				(b)
Modeset-1 (556/Even/Normal)	63	(d)	(b)		(b)
Modeset-1 (556/Even/TR)	6B	(d)	(b)		(b)
Modeset-1 (556/Odd/Normal)	73	(d)	(b)		(b)
Modeset-1 (556/Odd/TR)	7B	(d)	(b)		(b)
Modeset-1 (800/Odd/DC)	93	(d)	(b)		(b)
Data Security Erase	97	X	X	X	X
Load Display	9F				X
Modeset-1 (800/Even/Normal)	A3	(d)	(b)		(b)
Modeset-1 (800/Even/TR)	AB	(d)	(b)		(b)
Set Path Group ID	AF				X
Modeset-1 (800/Odd/Normal)	B3	(d)	(b)		(b)
Assign	B7				X
Modeset-1 (800/Odd/TR)	BB	(d)	(b)		(b)
Modeset-2 (1 600 bpi PE)	C3	(e)	(f)	X	-
Set Tape- Write-Immediate	C3	-	-	-	X
Unassign	C7				X
Modeset-2 (800 bpi NRZI)	CB	(e)	(b)		(b)
Modeset-2 (6250 bpi GCR)	D3		(f)	X	(b)
Mode Set	DB				X
Control Access	E3				X
Write	01	X	X	X	X
Read	02	X	X	X	X
Read Buffer	12				X
Read Block ID	22				X
Read Backward	0C	X	X	X	X
Basic Sense	04	X	X	X	X
Read Buffered Log	24				X
Sense Path Group ID	34				X
Release	D4	(g)	(g)	(g)	
Sense ID	E4			X	X
Reserve	F4	(g)	(g)	(g)	
Diagnostic Mode Set	0B	X	X		
Set Diagnose	4B	X	X	(c)	
Loop Write-To-Read	8B	X	X	X	

Notes:

- a** No action occurs unless 7-track feature is installed; if present, density set is 200 bpi by 3803-2 Tape control, 556 bpi by 3803-1.
- b** Valid command, but no action occurs.
- c** Invalid command for 3422.
- d** No action occurs unless 7-track feature is installed.
- e** No action occurs unless 800 bpi density feature is installed.
- f** No action occurs unless 1600 bpi density feature is installed.
- g** Requires two-channel switch feature, invalid for 3430.

For hex C3, the meaning depends on the machine type; hyphens signify that the alternative meaning is used.

Modeset-1 command (for 7-track drives): density (200, 556, 800 bpi)/parity (even, odd)/mode (Normal, DC=data converter, TR=translator).
Modeset-2 command (for 9-track drives): density (800, 1600, 6250 bpi).

Sources:

3420-3, -5, -7(GA32-0020)	3422(GA32-0089)	3480(GA32-0042)
3420-4, -6, -8(GA32-0021)	3430(GA32-0076)	

DASD Channel Commands

Channel Command	Hex Code	3330		3375	3380	3370	Typical Transfer Count
		2305	3340				
		1	2	3	4	5	6
Control							
No Operation	03	X	X	X	X	X	None
Seek	07	X	X	X	X	X	6
Seek Cylinder	0B	X	X	X	X	X	6
Space Count	0F	X	X	X	X	X	3
Recalibrate (No Op on 2305-2)	13	X	X	X	X	X	None
Restore (executed as No-Op)	17	X	X	X	X	X	None
Seek Head	1B	X	X	X	X	X	6
Set File Mask	1F	X	X	X	X	X	1
Set Sector (3340 RPS is optional)	23	X	X	X	X	X	1
Vary Sensing	27	X					1
Perform Subsystem Function	27				(u)		Variable
Orient (No-Op on 2305-2)	2B	X					None
Set High Performance Storage Limits	3B				(a)		10
Locate	43					X	8
Locate Record	47				(b)	(c)	16
Suspend Multipath Reconnection	5B				(d)	X	None
Define Extent	63				(b)	X	16
Set Subsystem Mode	87		(e)		(r)		2
Set Paging Parameters	8B			X			10
Discard Block	8F			X			2+(5xn)
Set Path Group ID	AF				(d)	X	12
Search							
Search Key Equal (*A9)	29	X	X	X	X	X	KL
Search ID Equal (*B1)	31	X	X	X	X	X	5
Search Home Address Equal (*B9)	39	X	X	X	X	X	4
Search Key High (*C9)	49	X	X	X	X	X	KL
Search ID High (*D1)	51	X	X	X	X	X	5
Search Key Equal or High (*E9)	69	X	X	X	X	X	KL
Search ID Equal or High (*F1)	71	X	X	X	X	X	5
Read							
Read Initial Program Load	02	X	X	X	X	X	DL or 512
Read Data (*86)	06	X	X	X	X	X	DL
Read Key & Data (*BE)	0E	X	X	X	X	X	KL+DL
Read Count (*92)	12	X	X	X	X	X	8
Read Record Zero (*96)	16	X	X	X	X	X	8+KL+DL
Read Home Address (*9A)	1A	X	X	X	X	X	5
Read Count Key & Data (*9E)	1E	X	X	X	X	X	8+KL+DL
Read Sector (3340 RPS is optional)	22	X	X	X	X	X	1
Read Subsystem Data	3E				(u)		Variable
Read	42					X	512xn
Read Message ID	4E				(v)		11
Read Multiple Count Key & Data	5E		(f)	X	X		nx(8+KL+DL)
Read Track	DE				(t)		Variable
Read Configuration Data	FA				(u)		256
Write							
Write Special Count Key & Data	01	X	X	X	X	X	8+KL+DL
Write Data	05	X	X	X	X	X	DL
Write Key & Data	0D	X	X	X	X	X	KL+DL
Erase	11	X	X	X	X	X	8+KL+DL
Write Record Zero	15	X	X	X	X	X	8+KL+DL
Write Home Address	19	X	X	X	X	X	5, 7, or 11
Write Count Key & Data	1D	X	X	X	X	X	8+KL+DL
Write	41					X	512xn
Write Update Data	85			(b)	(c)		DL
Write Update Key & Data	8D			(b)	(c)		KL+DL
Write Count Key & Data Next Track	9D			(b)	(c)		8+KL+DL

DASD Channel Commands (Cont'd)

Channel Command	Hex Code	3330 3340 3350 3375 3380 3380 3370						Typical Transfer Count
		1	2	3	4	5	6	
Sense								
Basic Sense	04	X	X	X	X	X	X	24 or 32
Unconditional Reserve (g)	14		(h,i)		(d,h,i)	X	(h,i)	24 or 32
Read Buffered Log	24	X						128
Sense Path Group ID	34				(d)	X		12
Reset Allegiance	44					(t)		32
Sense Subsystem Status	54		(k)			X		40
Read Device Characteristics	64					(c)	X	32
Sense Subsystem Counts	74		(k)			(s)		80
Device Release	94	(j)	(h,i)		(d,h,i)	X	(h,i)	24
Read and Reset Buffered Log	A4		X		X	X	X	24 or 32
Device Reserve	B4	(j)	(h,i)		(d,h,i)	X	(h,i)	24 or 32
Sense ID (f)	E4		X	X	X	X	X	7
Diagnostic								
Diagnostic Write Home Address	09				X	X		27 or 28
Diagnostic Read Home Address	0A				X	X		27 or 28
Diagnostic Sense #	44	X	(m)					16 or 512
Diagnostic Load	53	X	(m)					1
Diagnostic Write	73	X	(m)					8 or 512
Diagnostic Sense/Read	C4		(p)		X	X	X	Variable
Diagnostic Control	F3		(q)		(q)	X	X	4+n
		1	2	3	4	5	6	

- a Valid only for 3880-13
- b Speed matching buffer feature
- c Not valid for 3880-13
- d Dynamic path selection (only valid on 3380-AA4, -AD4, -AE4, -AJ4, AK4 strings)
- e Valid only for 3880-21
- f Not valid for 3330/3333 on ISC-SA; 3830-2, -3, and ISC require 3344/3350 microcode
- g Not valid on ISC-SA; not valid on 3330/3333, 3340/3344
- h String-switching feature
- j Channel-switching feature
- k Valid only for 3880-11 paging director and 3880-21
- m Not valid on 3880-21
- p Valid only for 3880-1, -2, -11, -21
- q Valid only for 3330/3350 on 3880-1, -2, and for 3380 on 3880-2, -3 without 3380-speed-matching-buffer feature
- r Valid only for 3880-13, -23, and 3990-3
- s Valid only for 3880-13, -23
- t Not valid for 3880-13, -23
- u Valid only for 3990
- v Valid only for 3990-3
- * Multi-track command codes (standard)
- # Also called "Read Diagnostic Status 1"

Code Assignments

Code Table

Dec	Hex	EBCDIC	AS- CII	ISO -8	(1) IBM-PC	BookMaster™ Symbol Names(2)
0	00	NUL	NUL	NUL	NUL	
1	01	SOH	SOH	SOH	SOH ☉	face
2	02	STX	STX	STX	STX ●	FACE
3	03	ETX	ETX	ETX	ETX ♥	HEART
4	04	SEL	EOT	EOT	EOT ♦	DIAMOND
5	05	HT	ENQ	ENQ	ENQ ♣	CLUB
6	06	RNL	ACK	ACK	ACK ♠	SPADE
7	07	DEL	BEL	BEL	BEL ●	bullet
8	08	GE	BS	BS	BS ◼	revbul
9	09	SPS	HT	HT	HT ○	circle
10	0A	RPT	LF	LF	LF ◻	revcir
11	0B	VT	VT	VT	VT ♂	male
12	0C	FF	FF	FF	FF ♀	female
13	0D	CR	CR	CR	CR ♪	note18
14	0E	SO	SO	SO	SO ♫	note1616
15	0F	SI	SI	SI	SI ☼	sun
16	10	DLE	DLE	DLE	DLE ►	rahead
17	11	DC1	DC1	DC1	DC1 ◄	lahead
18	12	DC2	DC2	DC2	DC2 ⇕	udarrow
19	13	DC3	DC3	DC3	DC3 !!	dblxc1am
20	14	RES/ENP	DC4	DC4	DC4 ¶	par
21	15	NL	NAK	NAK	NAK §	section
22	16	BS	SYN	SYN	SYN ¶	overline
23	17	POC	ETB	ETB	ETB ⇕	udarrowus
24	18	CAN	CAN	CAN	CAN ↑	uarrow
25	19	EM	EM	EM	EM ↓	darrow
26	1A	UBS	SUB	SUB	SUB →	rarrow
27	1B	CU1	ESC	ESC	ESC ←	larrow
28	1C	IFS	FS	IFS	DEL ◄	lnotusd
29	1D	IGS	GS	IGS	GS ⇕	lrarrow
30	1E	IRS	RS	IRS	RS ▲	uahead
31	1F	ITB/IUS	US	IUS	US ▼	dahead
32	20	DS	SP	SP	SP	
33	21	SOS	!	!	!	xc1am
34	22	FS	"	"	"	sdq
35	23	WUS	#	#	#	numsign
36	24	BYP/INP	\$	\$	\$	dollar
37	25	LF	%	%	%	percent
38	26	ETB	&	&	&	amp
39	27	ESC	'	'	'	ssq(3)

BookMaster is a trademark of the International Business Machines Corporation.

Code Assignments (Cont'd)

Dec	Hex	EBCDIC	AS- CII	ISO -8	(1) IBM-PC	BookMaster Symbol Names(2)				
40	28	SA	(((lpar				
41	29	SFE)))	rpar				
42	2A	SM/SW	*	*	*	asterisk				
43	2B	CSP	+	+	+	plus				
44	2C	MFA	,	,	,	comma				
45	2D	ENQ	-	-	-	hyphen or minus				
46	2E	ACK	.	.	.	period				
47	2F	BEL	/	/	/	divslash or slash				
48	30		0	0	0					
49	31		1	1	1					
50	32	SYN	2	2	2					
51	33	IR	3	3	3					
52	34	PP	4	4	4					
53	35	TRN	5	5	5					
54	36	NBS	6	6	6					
55	37	EOT	7	7	7					
56	38	SBS	8	8	8					
57	39	IT	9	9	9					
58	3A	RFF	:	:	:	colon				
59	3B	CU3	;	;	;	semi				
60	3C	DC4	<	<	<	lt				
61	3D	NAK	=	=	=	eq				
62	3E		>	>	>	gt				
63	3F	SUB	?	?	?	quest				
Dec	Hex	See Next Page			See Above	See Above				
64	40	SP	SP	SP	SP	SP	@	@	@	atsign
65	41	RSP	RSP	RSP	RSP	RSP	A	A	A	
66	42		â	â	â		B	B	B	ac
67	43		ä	ä	ä		C	C	C	ae
68	44		ã	ã	ã		D	D	D	ag
69	45		ä	ä	ä		E	E	E	aa
70	46		å	å	å		F	F	F	at
71	47		ä	ä	ä		G	G	G	ao
72	48		ç	ç	ç		H	H	H	cc
73	49		ñ	ñ	ñ		I	I	I	nt
74	4A		ç	ç	[ç		J	J	J	cent, lbrk
75	4B		K	K	K	period
76	4C	<	<	<	<	<	L	L	L	lt
77	4D	(((((M	M	M	lpar
78	4E	+	+	+	+	+	N	N	N	plus
79	4F			!			O	O	O	vbar, xclam
80	50	&	&	&	&	&	P	P	P	amp
81	51		é	é	é		Q	Q	Q	ea
82	52		ê	ê	ê		R	R	R	ec
83	53		ë	ë	ë		S	S	S	ee

Code Assignments (Cont'd)

Dec	Hex	EBCDIC(4)					AS-	ISO	IBM	BookMaster Symbol Names(2)
		81C	94C	037	500	1047	CII	-8	-PC	
84	54			è	è	è	T	T	T	eg
85	55			í	í	í	U	U	U	ia
86	56			î	î	î	V	V	V	ic
87	57			ï	ï	ï	W	W	W	ie
88	58			ï	ï	ï	X	X	X	ig
89	59			ß	ß	ß	Y	Y	Y	ss
90	5A	!	!]	!	!	Z	Z	Z	xclam, rbrk
91	5B	\$	\$	\$	\$	\$	[[[dollar, lbrk
92	5C	*	*	*	*	*	\	\	\	asterisk, bslash
93	5D)))))]]]]]]]]]	rpar, rbrk
94	5E	;	;	;	;	;	^	^	^	semi, hat
95	5F	-	-	-	-	-	-	-	-	lnot, hat, us
96	60	-	-	-	-	-	~	~	~	hyphen or minus, grave
97	61	/	/	/	/	/	a	a	a	divslash or slash
98	62			Ä	Ä	Ä	b	b	b	Ac
99	63			Ä	Ä	Ä	c	c	c	Ae
100	64			Å	Å	Å	d	d	d	Ag
101	65			Å	Å	Å	e	e	e	Aa
102	66			Å	Å	Å	f	f	f	At
103	67			Å	Å	Å	g	g	g	Ao
104	68			Ç	Ç	Ç	h	h	h	Cc
105	69			Ñ	Ñ	Ñ	i	i	i	Nt
106	6A	,	,	,	,	,	j	j	j	splitvbar
107	6B	,	,	,	,	,	k	k	k	comma
108	6C	%	%	%	%	%	l	l	l	percent
109	6D						m	m	m	us
110	6E	>	>	>	>	>	n	n	n	gt
111	6F	?	?	?	?	?	o	o	o	quest
112	70			ø	ø	ø	p	p	p	os
113	71			É	É	É	q	q	q	Ea
114	72			É	É	É	r	r	r	Ec
115	73			É	É	É	s	s	s	Ee
116	74			È	È	È	t	t	t	Eg
117	75			Í	Í	Í	u	u	u	Ia
118	76			Í	Í	Í	v	v	v	Ic
119	77			Í	Í	Í	w	w	w	Ie
120	78			ï	ï	ï	x	x	x	Ig
121	79			˘	˘	˘	y	y	y	grave
122	7A	:	:	:	:	:	z	z	z	colon
123	7B	#	#	#	#	#	{	{	{	numsign, lbrk
124	7C	@	@	@	@	@				atsign, vbar
125	7D	'	'	'	'	'	}	}	}	ssq(3), rbrk
126	7E	=	=	=	=	=	~	~	~	eq, eqv
127	7F	"	"	"	"	"	DEL	△	△	sdq, house

Code Assignments (Cont'd)

Dec	Hex	EBCDIC(4)					ISO IBM-PC			BookMaster Symbol Names(2)
		81C	94C	037	500	1047	-8	437	850	
128	80			Ø	Ø	Ø		Ç	Ç	Os, Cc
129	81	a	a	a	a	a		ü	ü	ue
130	82	b	b	b	b	b	BPH	é	é	ea
131	83	c	c	c	c	c	NBH	â	â	ac
132	84	d	d	d	d	d	IND	ä	ä	ae
133	85	e	e	e	e	e	NEL	ä	ä	ag
134	86	f	f	f	f	f	SSA	â	â	ao
135	87	g	g	g	g	g	ESA	ç	ç	cc
136	88	h	h	h	h	h	HTS	ê	ê	ec
137	89	i	i	i	i	i	HTJ	ë	ë	ee
138	8A		«	«	«	«	VTS	ê	ê	odqf, eg
139	8B		»	»	»	»	PLD	ë	ë	cdqf, ee
140	8C		ð	ð	ð		PLU	î	î	eth, ic
141	8D		ý	ý	ý		RI	î	î	ya, ig
142	8E		þ	þ	þ		SS2	Ä	Ä	thorn, Ae
143	8F		±	±	±		SS3	Ä	Ä	pm, Ao
144	90		°	°	°		DCS	É	É	degree, Ea
145	91	j	j	j	j	j	PUI	æ	æ	aelig
146	92	k	k	k	k	k	PU2	Æ	Æ	AElig
147	93	l	l	l	l	l	STS	ô	ô	oc
148	94	m	m	m	m	m	CCH	ö	ö	oe
149	95	n	n	n	n	n	MW	ö	ö	og
150	96	o	o	o	o	o	SPA	û	û	uc
151	97	p	p	p	p	p	EPA	û	û	ug
152	98	q	q	q	q	q	SOS	ÿ	ÿ	ye
153	99	r	r	r	r	r		Ö	Ö	Oe
154	9A		ä	ä	ä		SCI	Ü	Ü	aus, Ue
155	9B		ø	ø	ø		CSI	ø	ø	ous, cent, os
156	9C		æ	æ	æ		ST	£	£	aelig, Lsterling
157	9D		¸	¸	¸		OSC	¥	¥	cedilla, yen, Os
158	9E		¸	¸	¸		PM	₣	₣	AElig, peseta, mult
159	9F		¸	¸	¸		ACP	f	f	currency, fnof(5)
160	A0		μ	μ	μ		RSP	ā	ā	mu(6), aa
161	A1		˘	˘	˘			ı	ı	tilde, inve, ia
162	A2	s	s	s	s	s		ç	ç	cent, oa
163	A3	t	t	t	t	t		£	ú	Lsterling, ua
164	A4	u	u	u	u	u		¸	ñ	currency, nt
165	A5	v	v	v	v	v		¥	Ñ	yen, Nt
166	A6	w	w	w	w	w		ı	ä	splitvbar, aus
167	A7	x	x	x	x	x		§	ø	section, ous
168	A8	y	y	y	y	y		¨	ı	umlaut, invq
169	A9	z	z	z	z	z		©	ı	copyr, lnotrev, regtm
170	AA		ı	ı	ı			¸	ı	inve, aus, lnot
171	AB		ı	ı	ı			«	½	invq, odqf, frac12

Code Assignments (Cont'd)

Dec	Hex	EBCDIC(4)					ISO IBM-PC			BookMaster Symbol Names(2)
		81C	94C	037	500	1047	-8	437	850	
172	AC		Ð	Ð	Ð	¬	¼	¼	Dstroke or Eth, lnot, frac14	
173	AD		Ÿ	Ÿ	[SHY	i	i	Ya, lbrk, inve	
174	AE		þ	þ	þ	®	«	«	Thorn, regtm, odqf	
175	AF		®	®	®		»	»	regtm, overline, cdqf	
176	B0		^	¢	¬	°	⋮	⋮	hat, cent, lnot, degree, box14	
177	B1		£	£	£	±	⋮	⋮	Lsterling, pm, box12	
178	B2		¥	¥	¥	²	⋮	⋮	yen, sup2, box34	
179	B3		.	.	.	³	⋮	⋮	smultdot, sup3, bxv	
180	B4		©	©	©	˘	ı	ı	copyr, acute, bxrj	
181	B5		§	§	§	μ	ı	Ä	section, mu(6), bx1012, Aa	
182	B6		¶	¶	¶	¶	ı	Ä	par, bx2021, Ac	
183	B7		¼	¼	¼	·	ı	Ä	frac14, smultdot, bx0021, Ag	
184	B8		½	½	½	¸	ı	©	frac12, cedilla, bx0012, copyr	
185	B9		¾	¾	¾	¹	ı	ı	frac34, sup1, bx2022	
186	BA		[¬	Ÿ	º	ı	ı	lbrk, lnot, Ya, ous, bx2020	
187	BB]		¨	»	ı	ı	rbrk, vbar, umlaut, cdqf, bx0022	
188	BC		-	-	-	¼	ı	ı	overline, frac14, bx2002	
189	BD		¨	¨]	½	ı	¢	umlaut, rbrk, frac12, bx2001, cent	
190	BE		˘	˘	˘	¾	ı	¥	acute, frac34, bx1002, yen	
191	BF		×	×	×	¿	ı	ı	mult, invq, bxur	
192	C0		{	{	{	Ä	ı	ı	lbrc, Ag, bx11	
193	C1	A	A	A	A	Ä	ı	ı	Aa, bxbj	
194	C2	B	B	B	B	Ä	ı	ı	Ac, bxtj	
195	C3	C	C	C	C	Ä	ı	ı	At, bxlj	
196	C4	D	D	D	D	Ä	-	-	Ae, bxh	
197	C5	E	E	E	E	Ä	ı	ı	Ao, bxcj	
198	C6	F	F	F	F	Æ	ı	ā	AElig, bx1210, at	
199	C7	G	G	G	G	Ç	ı	Ä	Cc, bx2120, At	
200	C8	H	H	H	H	È	ı	Ä	Eg, bx2200, Ag	
201	C9	I	I	I	I	È	ı	ı	Ea, bx0220	
202	CA	SHY	SHY	SHY	SHY	È	ı	ı	Ec, bx2202	
203	CB		ô	ô	ô	È	ı	ı	oc, Ee, bx0222	
204	CC		ö	ö	ö	Ï	ı	ı	oe, Ig, bx2220	
205	CD		õ	õ	õ	Ï	=	=	og, Ia, bx0202	
206	CE		õ	õ	õ	Ï	ı	ı	oa, Ic, bx2222	
207	CF		õ	õ	õ	Ï	=	ı	ot, Ie, bx1202, currency	

Code Assignments (Cont'd)

Dec	Hex	EBCDIC(4)					ISO IBM-PC			BookMaster Symbol Names(2)
		81C	94C	037	500	1047	-8	437	850	
208	D0			}	}	}	Ð	⋈	ð	rbrc, Dstroke or Eth, bx2101, eth
209	D1	J	J	J	J	J	Ñ	ƚ	Đ	Nt, bx0212, Dstroke or Eth
210	D2	K	K	K	K	K	Ô	⏏	Ê	Og, bx0121, Ec
211	D3	L	L	L	L	L	Ó	⏏	Ë	Oa, bx2100, Ee
212	D4	M	M	M	M	M	Ô	⋈	Ë	Oc, bx1200, Eg
213	D5	N	N	N	N	N	Õ	ƚ	ı	Ot, bx0210, idotless
214	D6	O	O	O	O	O	Ö	⏏	İ	Oe, bx0120, Ia
215	D7	P	P	P	P	P	×	⏏	Î	mult, bx2121, Ic
216	D8	Q	Q	Q	Q	Q	Ø	ƚ	Ï	Os, bx1212, Ie
217	D9	R	R	R	R	R	Ù	ƚ	Ĵ	Ug, bx1r
218	DA			ı	ı	ı	Ú	ƚ	ƚ	sup1, Ua, bxu1
219	DB			û	û	û	Û	■	■	uc, Uc, BOX
220	DC			ü	ü	ü	Ü	■	■	ue, Ue, BOXBOT
221	DD			Û	Û	Û	Ý	■	ı	ug, Ya, BOXLEFT, splitvbar
222	DE			ú	ú	ú	þ	■	İ	ua, thorn, BOXRIGHT, Ig
223	DF			ÿ	ÿ	ÿ	ß	■	■	ye, ss, BOXTOP
224	E0			\	\	\	à	α	Ó	bslash, ag, alpha, Oa
225	E1		NSP	÷	÷	÷	â	β	β	div, aa, ss
226	E2	S	S	S	S	S	ã	Γ	Ô	ac, Gamma, Oc
227	E3	T	T	T	T	T	ä	π	Õ	at, pi, Og
228	E4	U	U	U	U	U	ä	Σ	ō	ae, Sigma, ot
229	E5	V	V	V	V	V	å	σ	Õ	ao, sigma, Ot
230	E6	W	W	W	W	W	æ	μ	μ	aelig, mu(6)
231	E7	X	X	X	X	X	ç	τ	þ	cc, tau, thorn
232	E8	Y	Y	Y	Y	Y	è	φ	þ	eg, Phi, Thorn
233	E9	Z	Z	Z	Z	Z	é	Θ	Û	ea, Theta(5), Ua
234	EA			z	z	z	ê	Ω	Û	sup2, ec, Omega, Uc
235	EB			ô	ô	ô	ë	δ	Û	Oc, ee, delta, Ug
236	EC			ö	ö	ö	ï	∞	ý	Oe, ig, infinity, ya
237	ED			õ	õ	õ	í	φ	Ý	Og, ia, phi, Ya
238	EE			ö	ö	ö	î	ε	—	Oa, ic, epsilon, overline
239	EF			õ	õ	õ	ï	∩	ˆ	Ot, ie, intersect, acute
240	F0	0	0	0	0	0	ð	≡	SHY	eth, identical
241	F1	1	1	1	1	1	ñ	±	±	nt, pm
242	F2	2	2	2	2	2	ò	≥	=	og, ge, eq
243	F3	3	3	3	3	3	ó	≤	¾	oa, le, frac34
244	F4	4	4	4	4	4	ô	∫	¶	oc, inttop, par
245	F5	5	5	5	5	5	õ	∫	§	ot, intbot, section
246	F6	6	6	6	6	6	ö	÷	÷	oe, div
247	F7	7	7	7	7	7	÷	≈	¸	div, nearly(5), cedilla

Code Assignments (Cont'd)

Dec	Hex	EBCDIC (4)					ISO IBM-PC			BookMaster	
		81C	94C	037	500	1047	-8	437	850	Symbol	Names (2)
248	F8	8	8	8	8	8	ø	°	°	os,	degree
249	F9	9	9	9	9	9	û	•	·	ug,	1multidot, umlaut
250	FA			3	3	3	ú	·	·	sup3,	ua, smultdot
251	FB			0	0	0	û	√	1	Uc,	uc, sqrt, sup1
252	FC			Ü	Ü	Ü	ü	ⁿ	³	Ue,	ue, supn, sup3
253	FD			Û	Û	Û	ÿ	²	²	Ug,	ya, sup2
254	FE			Ó	Ó	Ó	þ	■	■	Ua,	thorn, sqbul
255	FF	E0	E0	E0	E0	E0	ÿ	RSP	RSP	ye	

- (1) The ASCII controls and graphics are from ANSI X3.4. The ISO-8 controls are from ISO 6429, and the graphics are from ISO 8859-1. The ISO-8 graphics are code page 00819, named ISO/ANSI Multilingual. IBM-PC controls and graphics are shown. The graphics are common to code page 00437, named Personal Computer, and code page 00850, named Personal Computer - Multilingual Page. Code pages 00437 and 00850 are shown separately beginning at X'80', after which they diverge in content.
- (2) The symbol names shown are to be preceded by an ampersand (&) and followed by a period (.) to form a symbol. Source: SC34-5009.
- (3) ASCII, ISO-8, and IBM-PC X'27' and EBCDIC X'7D' are an apostrophe having the appearance of a straight single quote. The BookMaster "apos" produces a character having the appearance of an accent acute.
- (4) Five columns of EBCDIC graphics are shown. The first is the 81-character character set 0640, called the syntactic character set, that is mapped the same on all EBCDIC code pages. The second is the standard IBM 94-character character set mapped on code page 00037. The third is code page 00037, named USA/Canada - CECF (Country Extended Code Page). The fourth is code page 00500, named International #5. The fifth is code page 01047, named Latin 1/Open Systems. Code pages 00037, 00500, 01047, and 00819 (ISO-8) all map the 189-character character set 0697. Source: SE09-8002.
- (5) f, œ, and Ø are of nonstandard width.
- (6) EBCDIC X'A0' and ISO-8 X'B5' are micro but resemble mu. The BookMaster "usec" produces a character of nonstandard width.

Control Character Representations

ACK	Acknowledge	IT	Indent Tab
BEL	Bell	ITB	Intermediate Transmission Block
BS	Backspace	IUS	International Unit Separator
BYP	Bypass	LF	Line Feed
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP	Enable Presentation	SEL	Select
ENQ	Enquiry	SEF	Start Field Extended
EO	Eight Ones	SI	Shift In
EOT	End of Transmission	SM	Set Mode
ESC	Escape	SO	Shift Out
ETB	End of Transmission Block	SOH	Start of Heading
ETX	End of Text	SOS	Start of Significance
FF	Form Feed	SPS	Superscript
FS	Field Separator	STX	Start of Text
GE	Graphic Escape	SUB	Substitute
HT	Horizontal Tab	SW	Switch
IFS	Interchange File Separator	SYN	Synchronous Idle
IGS	Interchange Group Separator	TRN	Transparent
INP	Inhibit Presentation	UBS	Unit Backspace
IR	Index Return	VT	Vertical Tab
IRS	Interchange Record Separator	WUS	Word Underscore

Code Assignments (Cont'd)

Additional ISO-8 Control Character Representations

APC	Application Program Command	OSC	Operating System Command
BPH	Break Permitted Here	PLD	Partial Line Down
CCH	Cancel Character	PLU	Partial Line Up
CSI	Control Sequence Introducer	PM	Privacy Message
DCS	Device Control String	PU1	Private Use One
EPA	End of Guarded Area	PU2	Private Use Two
ESA	End of Selected Area	RI	Reverse Line Feed (or Index)
HTJ	Character Tabulation with Justification	SCI	Single Character Introducer
HTS	Character Tabulation Set	SOS	Start of String
IFS	Information Separator Four	SPA	Start of Guarded Area
IGS	Information Separator Three	SSA	Start of Selected Area
IND	Index	SS2	Single Shift Two
IRS	Information Separator Two	SS3	Single Shift Three
MW	Message Waiting	ST	String Terminator
NBH	No Break Here	STS	Set Transmit State
NEL	Next Line	US	Information Separator One
		VTS	Line Tabulation Set

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'68'	DLE,;
RVI	DLE,X'7C'	DLE,<

Commonly Used Editing Pattern Characters

Code (Hex)	Meaning	Code (Hex)	Meaning
20	Digit selector	5B	Dollar sign
21	Start of significance	5C	Asterisk
22	Field separator	6B	Comma
40	Blank	C3D9	CR (credit)
4B	Period	C4C2	DB (debit)

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record
blank	Space 1 line
0	Space 2 lines
-	Space 3 lines
+	Suppress space
1	Skip to line 1 on new page

Hexadecimal and Decimal Conversion

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Decimal, hexadecimal, and binary equivalents of all numbers from 0 to 255 are listed in the code tables.

Hexadecimal and Decimal Conversion (Cont'd)

Bits:		Word													
		Halfword						Halfword							
		0123		4567		0123		4567		0123		4567			
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	2,952,790,016	B	184,549,376	B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11
C	3,221,225,472	C	201,326,592	C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	8		7		6		5		4		3		2		1

Hexadecimal and Decimal Conversion (Cont'd)

Powers of 2 and 16

m	n	2^m and 16^n
0	0	1
1		2
2		4
3		8
4	1	16
5		32
6		64
7		128
8	2	256
9		512
10		1 024
11		2 048
12	3	4 096
13		8 192
14		16 384
15		32 768
16	4	65 536
17		131 072
18		262 144
19		524 288
20	5	1 048 576
21		2 097 152
22		4 194 304
23		8 388 608
24	6	16 777 216
25		33 554 432
26		67 217 728
27		134 217 728
28	7	268 435 456
29		536 870 912
30		1 073 741 824
31		2 147 483 648
32	8	4 294 967 296
33		8 589 934 592
34		17 179 869 184
35		34 359 738 368
36	9	68 719 476 736
37		137 438 953 472
38		274 877 906 944
39		549 755 813 888
40	10	1 099 511 627 776
41		2 199 023 255 552
42		4 398 046 511 104
43		8 796 093 022 208
44	11	17 592 186 044 416
45		35 184 372 088 832
46		70 368 744 177 664
47		140 737 488 355 328
48	12	281 474 976 710 656
49		562 949 953 421 312
50		1 125 899 906 842 624
51		2 251 799 813 685 248
52	13	4 503 599 627 370 496
53		9 007 199 254 740 992
54		18 014 398 509 481 984
55		36 028 797 018 963 968
56	14	72 057 594 037 927 936
57		144 115 188 075 855 872
58		288 230 376 151 711 744
59		576 460 752 303 423 488
60	15	1 152 921 504 606 846 976
61		2 305 843 009 213 693 952
62		4 611 686 018 427 387 904
63		9 223 372 036 854 775 808

Symbol	Value
K (kilo)	1,024= 2^{10}
M (mega)	1,048,576= 2^{20}
G (giga)	1,073,741,824= 2^{30}
T (tera)	1,099,511,627,776= 2^{40}

Hexadecimal and Decimal Conversion (Cont'd)



File Number: S390-00

Printed in the United States of America
on recycled paper containing 10%
recovered post-consumer fiber.

SA22-7209-02

